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BUBBLE MEMORY MODULE FOR SPACECRAFT 
SUMMARY 
J 
Bubble domain technology of fers  an a l l - s o l i d - s t a t e  a l t e r n a t i v e  f o r  
data s torage i n  onboard data systems. A v e r s a t i l e  modular bubble memory 
concept has been developed. The key module i s  t h e  bubble memory module 
which conta ins  a l l  of t h e  s torage devices and c i r c u i t r y  f o r  accessing these 
devices. This  r e p o r t  descr ibes the f u n c t i o n a l  design of t h e  bubble memory 
module, w i t h  p a r t i c u l a r  emphasis on t h e  dual  bus in te r face .  Hardware 
designs which cou ld  be used t o  demonstrate system performance are  also 
discussed. 
INTRODUCTION 
Most NASA aerospace miss ions requ i re  n o n v o l a t i l e ,  h igh-densi  ty, 
onboard memory t o  p rov ide  data and program storage c a p a b i l i t y .  
past ,  tape recorders have been t h e  on ly  a l t e r n a t i v e  t o  p rov ide  t h i s  memory 
I n  t h e  
i f unc t i on .  Tape recorders,  however, have a h i  s t o r y  o f  re1 i abi  1 i t y  problems 
associated w i t h  moving p a r t s  and impose undes i rab le  system func t i ona l  
r e s t r i c t i o n s .  
An a l l - s o l i d - s t a t e  memory w i t h  no moving p a r t s  i s  needed t o  p rov ide  
improvement i n  both r e l i a b i l i t y  and func t i ona l  performance. A n t i c i p a t e d  
bene f i t s  o f  h igher  r e l i a b i l i t y  a r e  reduc t ion  i n  expensive p e r i o d i c  
maintenance, e l i m i n a t i o n  o f  t h e  occasional  need t o  adapt t o  manufacturer 's  
I -  new tape fo rmula t ions ,  and g r e a t l y  reduced p r o b a b i l i t y  of ca tas t roph ic  l o s s  
o f  t h e  whole memory. Improved func t iona l  c h a r a c t e r i s t i c s  i n c l u d e  
f i r s t - i n / f i r s t - o u t  data sequencing, m u l t i f u n c t i o n a l  f a s t  b lock access and 
s e r i  a1 memory capabi 1 i ty, s i  mu1 taneous read/wr i  t e ,  asynchronous data ra tes ,  
f a s t  command recon f igu ra t i on  f o r  memory setup, p a r t i t i o n i n g  f l e x i b i l i t y ,  
and expandable capac i ty .  
Recognizing t h e  need f o r  an a l l - s o l i d - s t a t e  a l t e r n a t i v e ,  NASA has been 
devel op i  ng bubble domai n techno1 ogy . 
r e a l i z e d  i n  convent ional  permal loy gap devices ( re fs .  1-3),  wide gap and 
i o n  imp lan t  devices ( r e f .  4 ) ,  s e l f - s t r u c t u r e d  dev ices ( re fs .  5-6), and 
memory system development ( r e f s .  7-10). A system concept and bubble memory 
module func t iona l  design which i s  p o t e n t i a l l y  app l i cab le  t o  a l l  of t h e  
dev ice  types has been developed. Th is  r e p o r t  documents t h e  bubble memory 
module design and p r e l i m i n a r y  hardware designs aimed a t  memory module 
func t i ona l  demonstration w i t h  a v a i l a b l e  commercial bubble devices. 
S i  gni f i cant  progress has been 
The system a r c h i t e c t u r e  prov ides simultaneous opera t ion  of bubble 
devices t o  a t t a i n  h igh  da ta  ra tes .  Banks of bubble devices a re  accessed by 
a g iven bubble c o n t r o l l e r  t o  minimize c o n t r o l l e r  pa r t s .  A power s t r o b i n g  
technique i s  discussed which cou ld  minimize t h e  average system power 
d i s s i p a t i o n .  A f a s t  i n i t i a l i z a t i o n  method u s i n g  EEPROM devices promotes 
f a s t  access. Noise and c r o s s t a l k  problems and implementat ions t o  minimize 
these d re  discussed. 
The use of brand o r  t rade  names he re in  does no t  necessa r i l y  imp ly  NASA 
en do r s eme n t . 
2 
MODULAR BUBBLE MEMORY SYSTEM CONCEPT 
A modular bubble memory system o rgan iza t i on  which cou ld  s a t i s f y  most 
Major onboard a p p l i c a t i o n s  i s  dep ic ted  by t h e  b lock diagram of F igu re  1. 
modules a re  t h e  Bubble Memory Module (BMM), t h e  System C o n t r o l l e r  
Module(SCM), and t h e  Power Supply Module (PSM). 
c o n s i s t s  o f  one PSM and one BMM. The need f o r  t h e  SCM i s  user-dependent 
and w i l l  n o t  be requ i red  i n  some app l i ca t i ons ;  however, i n  most l a r g e  
capac i ty  memory systems an SCM w i l l  be requi red.  
t a i l o r s  t h e  memory system t o  the  user 's  s p e c i f i c  i n t e r f a c e  and prov ides  
s e r i a l  t o  p a r a l l e l  data conversion where needed. D i f f e r e n t  AI0 designs and 
reprogramming of t h e  SCM should prov ide u n l i m i t e d  f l e x i b i l i t y  f o r  f u t u r e  
a p p l i c a t i o n s ,  w i t h i n  t h e  performance realm of t h e  BMM. A dual  bus 
i n t e r f a c e  (each hav ing i d e n t i c a l  address, data, and c o n t r o l  l i n e s )  prov ides 
access t o  t h e  BMM's. 
p e r m i t t i n g  a user w i t h  appropr ia te  c o n t r o l  e l e c t r o n i c s  t o  i n t e g r a t e  t h e  BMM 
d i r e c t l y  i n t o  an experiment w i thout  a s p e c i f i c  SCM. 
The minimum system 
The A p p l i c a t i o n  1/0 ( A I O )  
Th is  i n te r face  i s  microprocessor compatible, thus  
The dual  bus i n t e r f a c e  enables two BMM's t o  be accessed s imul taneously  
a t  tw i ce  t h e  BMM da ta  r a t e  (assuming an adequately s ized  PSM) and prov ides  
a degree of redundancy i n  h igh  r e l i a b i l i t y  app l i ca t i ons .  
some poss ib le  combi na t ions  o f  bubble c o n t r o l l e r s  and memory boards poss ib le  
i n  var ious system s izes .  The s o l i d  l i n e s  represent  constant  system s i z e  
and a f i x e d  percentage o f  capaci ty  l o s t  should a memory board f a i l .  The 
dashed l i n e s  i n d i c a t e  t h e  number of bubble c o n t r o l l e r s  (BC)  per  system and 
t h e  corresponding percentage o f  system capac i ty  l o s t  should a bubble 
c o n t r o l l e r  f a i l .  The concept of graceful  f a i l u r e  i s  i l l u s t r a t e d  i n  t h i s  
F igure.  
F i g u r e  2 shows 
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5 
per BMM enables s u b s t a n t i a l l y  increased l i f e t i m e  p r o b a b i l i t y  f o r  
appl i c a t i  ons such as those requ i  r i n g  redundant w r i t e - p r o t e c t e d  programs f o r  
s i g n i f i c a n t l y  long missions. 
T y p i c a l l y ,  on ly  one BMM and one MB a re  powered on a t  any given t ime t o  
conserve power. 
rou tes  data t o  and from t h e  BMM's. The SCM i s  programmable t o  organize t h e  
BMM o r  Memory Boards (MB) i n t o  user channels o r  b locks  of memory. 
t h i s  system concept i s  in tended f o r  b lock and cont iguous data access, any 
l a r g e  b u f f e r s  would be l oca ted  w i t h i n  t h e  SCM. 
he ld  t o  a minimum t o  accommodate s i n g l e  b ock o r  m u l t i p l e  b lock access a t  
t h e  instantaneous maximum r a t e  of the  BMM The PSM i s  in tended t o  p rov ide  
adequate power t o  operate t h e  SCM and one BMM s imul taneously  a t  t h e  maximum 
data rate.  
The SCM prov ides the  sw i t ch ing  f o r  BMM s e l e c t i o n  and 
Since 
B u f f e r i n g  w i t h i n  t h e  BMM i s  
The Bubble Memory Module (BMM) i s  t h e  p r i n c i p a l  subsystem of t h e  
modular memory system concept and i t s  f unc t i ona l  design i s  discussed i n  
d e t a i l  below. The BMM conta ins  a1 1 memory dev ice- re la ted  technology 
i n c l u d i n g  no t  on ly  t h e  memory device but  a lso  a l l  e l e c t r o n i c s  requ i red  t o  
s t o r e  and r e t r i e v e  data i n  t h e  memory devices.  Communication and data 
a t e  bus t r a n s f e r  t o  and from t h e  BMM are  by d i g i t a l  s igna 
l i n e s  compat ib le w i t h  microprocessor c o n t r o l l e r s .  
The Power Supply Yodule (PSM)  p rov ides  power 
s on appropr 
t o  a l l  o the r  modules and 
enables the  system t o  be compl iant  w i t h  t h e  o v e r a l l  system power l i n e  
requirements and r e s t r i c t i o n s .  The PSM i s  s ized  f o r  minimum power t o  
operate t h ?  smal lest  number o f  memory devices t o  a t t a i n  t h e  maximum des i red  
BMM data r a t e .  
The System C o n t r o l l e r  Module (SCM) cons is t s  o f  one o r  more c i r c u i t  
cards p r o v i d i n g  system organ iza t ion ,  housekeeping, and c o n t r o l .  The 
6 
d i v i s i o n  between t h e  System C o n t r o l l e r  (SC) and A p p l i c a t i o n  1 /0  (AIO) cou ld  
be designed t o  minimize redevelopment f o r  p o t e n t i a l  f u t u r e  a p p l i c a t i o n s  
which are y e t  undefined. 
Capaci ty est imates have been made f o r  a memory system c o n t a i n i n g  one 
PSM and one BC. The memory system geometry, shown i n  F i g u r e  3, i s  
c o n s i s t e n t  w i t h  prev ious onboard e l e c t r o n i c  systems. 
t h e  spacing between c i r c u i t  boards compris ing t h e  system i s  depic ted i n  
F i g u r e  4. The c i r c u i t  boards a r e  6 inches l o n g  by 9 inches wide. Each 
memory board i s  assumed t o  c a r r y  8 bubble memory devices. 
For t h i s  est imate, 
The r e s u l t i n g  p r o j e c t i o n s  fo r  onboard memory systems a r e  p l o t t e d  i n  
F i g u r e  5 f o r  1 M b i t  and 4 M b i t  devices. Devices o f  1 M b i t  capac i t y  a re  
commercial l y  avai  l a b l e  and 4 Mbi t  commercial devices have been announced. 
Thus onboard systems i n  the  lo8 t o  lo9  b i t  capaci ty  ranges cou ld  be 
devel oped. 
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MEMORY SYSTEM VOLUME (in 3, 
POTENTIFlL SPFICECRFIFT BUBBLE MEMORY SYSTEMS 
FIGURE 5 
MEMORY MODULE DESIGN 
Funct ional  Organ iza t ion  
The Bubble Memory Module (BMM) design i s  f u n c t i o n a l l y  organized as 
Two c i r c u i t  board designs are  requi red,  one f o r  t h e  shown i n  F igu re  6. 
Bubble C o n t r o l l e r  (BC) and one f o r  t h e  Memory Board (MB). The BMM i s  
expandable f rom a minimum of one MB up t o  a t  l e a s t  8 MBs i n  p a r a l l e l .  
s u i t a b l e  i n t e r n a l  bus scheme i s  inc luded t o  pe rm i t  t h e  BC t o  energ ize one 
MB a t  a t ime t o  access data w i t h i n  a s p e c i f i c  l o c a t i o n .  
A 
The BMM prov ides b lock o rgan iza t i on  of data w i t h  t h e  maximum block 
s i z e  determined by t h e  number o f  minor loops i n  t h e  bubble dev ice and t h e  
number of p a r a l l e l  memory devices (N)  requ i red  t o  operate s imul taneously  t o  
a t t a i n  t h e  requ i red  maximum BMM data ra te .  
accessing smal le r  b locks a t  lower data rates.  The number of memory devices 
( T )  on t h e  MB (F igure  6)  i s  an i n t e g r a l  m u l t i p l e  of N t o  p rov ide  t h e  
maximum data r a t e  wh i l e  ope ra t i ng  a s i n g l e  MB. 
The BMM cou ld  p rov ide  f o r  
The Bubble C o n t r o l l e r  (BC) acts on address and c o n t r o l  s i g n a l s  f rom 
t h e  user ( through t h e  dual p o r t  I/O) and routes data t o  o r  f rom t h e  
appropr ia te  b locks i n  storage. 
BC and access t o  t h e  BC i s  on ly  through t h e  dual p o r t  I/O. The BC 
performs t h e  f o l l o w i n g :  
1. Timing--suppl ies i n t e r n a l  t im ing  and coo rd ina t i on  o f  a1 1 i n t e r n a l  
Operation of t h e  BMM i s  e x c l u s i v e l y  v i a  t h e  
memory dev ice t i m i n g  funct ions and a l so  generates appropr ia te  user  
t i m i n g  s igna ls  where necessary a t  t h e  I/O. 
2. Commands--accepts commands t o  perform a l l  read, w r i t e ,  i n i t i a l i z a t i o n ,  
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3. Status--conta i  ns s t a t u s  r e g i s t e r s  which r e f l e c t  t h e  cu r ren t  
o r g a n i z a t i o n  and opera t iona l  s ta tus  o f  t h e  BMM. 
4. Power p ro tec t - -p rov ides  i n t e r n a l  p r o t e c t i o n  t o  p r o t e c t  t he  i n t e g r i t y  o f  
s to red  data i n  event of l oss  of power t o  t h e  BMM. 
5. B lock access--enables read and w r i t e  access t o  data i n  f i r s t - i n - f i r s t -  
Groups o f  o u t  b lock fashion. The minimum data accessed i s  one block.  
b locks  are access ib le  by user des ignat ion o f  t h e  f i r s t  b lock and t h e  
number of b locks.  It i s  intended t h a t  a r b i t r a r y  sec t ions  o f  t h e  BMM 
accommodate both random block access and cont iguous block access. 
Data buf fer ing--data buffers are kept  t o  a minimum and used on ly  as 
needed t o  accommodate the  maximum average BMM data ra te .  
6. 
7. Dual bus contro l - - responds t o  commands a t  both BMM i n t e r f a c e s  and 
excludes opera t ion  of one bus when t h e  o ther  i s  being used. 
8. D i  agnost i  cs - -p rov i  des an i n t e r n a l  scheme fo r  qu ick s e l f  - t e s t i  ng and 
i d e n t i f i c a t i o n  of problem areas. Status r e g i s t e r s  i n d i c a t e  any 
non- func t iona l  memory b locks t o  p rov ide  i n - s e r v i c e  work arounds. 
Dual P o r t  I n t e r f a c e  
The BMM inpu t /ou tpu t  i n t e r f a c e  i s  a dual p o r t  i n t e r f a c e  conf  gurable 
t o  an i n d i v i d u a l  u s e r ' s  needs. Each of t h e  two inpu t /ou tpu t  p o r t s  o f  t h e  
BMM requ i res  a number o f  s igna l  l i n e s  f o r  c o n t r o l  of t h e  BMM i n  a d d i t i o n  t o  
s i g n a l  l i n e s  used f o r  data t rans fe r .  These are shown i n  F igu re  7 f o r  P o r t  
A. Those f o r  Po r t  B are i d e n t i c a l .  A l l  s i g n a l  l i n e s  shown f o r  Po r t  A 
o the r  than the  two d i s c r e t e  l i n e s  PSTROBE and I N  USE may be p a r a l l e l e d  w i t h  
o t h e r  Po r t  A s igna l  l i n e s  t o  up t o  seven o ther  memory modules. A l l  s i g n a l  
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SIGNRL LINES FOR ONE PORT 
FIGURE 7 
Por t  8 s igna l  l i n e s  s i m i l a r l y .  Only t h e  module having an a c t i v e  PSTROBE 
l i n e  may respond t o  s i g n a l s  on i t s  in ter face.  
p resen ts  a h igh  impedence a t  a l l  i t s  s i gna l  l i n e s  when i n a c t i v e .  
An i n a c t i v e  s i g n a l  p o r t  
I n  o rde r  t o  minimize the noise s e n s i t i v i t y  of s i g n a l  l i n e s  a l l  l i n e s  
a re  l e v e l  s e n s i t i v e  r a t h e r  than edge-sensi t ive.  Each o f  t h e  s igna l  l i n e s  
i s  descr ibed below: 
1. BMM Power Strobe L i n e  (PSTROBE) 
I n  order t o  e s t a b l i s h  a minimum power c o n d i t i o n  a power 
s t robe  l i n e  i s  provided. I f  t h e  PSTROBE l i n e  i s  h i g h  then t h e  
bubble c o n t r o l l e r  assumes a c o n d i t i o n  t o  prov ide " i n s t a n t "  
response t o  s i g n a l  and c o n t r o l  l i n e s .  When t h e  PSTROBE l i n e  i s  
low then t h e  module deenergizes, w i t h  t h e  except ion o f  t h e  
c i r c u i t r y  necessary t o  detect  t h e  power s t robe  becoming ac t i ve .  
Response t o  t h e  PSTROBE l i n e  may not be immediate when t h e  
memory module has "housekeeping chores" t o  per form before 
responding t o  e i t h e r  t h e  PSTROBE l i n e  going a c t i v e  (access 
request )  o r  t o  t h e  PSTROBE l i n e  going i n a c t i v e  (end of access) 
a t  t he  end o f  a t ransac t i on .  
BMMs, i t  i s  n o t  t h e  r e s p o n s i b i l i t y  of t h e  memory module t o  check 
t h e  s ta tus  o f  the o the r  BMM PSTROBE l i n e s .  The user ensures 
t h a t  no two P o r t  A and P o r t  B PSTROBE's occur s imultaneously f o r  
access t o  t h e  same memory module. 
same module have simultaneously a c t i v e  PSTROBE s igna ls ,  t h e  
f i r s t  accessed p o r t  maintains constant  communication u n t i l  i t s  
PSTROBE s i g n a l  goes i n a c t i v e  and, i f  necessary, u n t i l  i t s  
housekeeping chores a re  a lso completed. Dur ing t h i s  p e r i o d  t h e  
I n  p a r a l l e l  ope ra t i on  o f  m u l t i p l e  
If the  A and B p o r t s  o f  t h e  
15 
I N  USE s i g n a l  of t he  a l t e r n a t e  p o r t  i s  maintained a c t i v e .  The 
PSTROBE l i n e  i s  not  connected i n  p a r a l l e l  w i t h  any o the r  s i g n a l  
1 i ne. 
The PSTROBE l i n e  i s  no t  t h e  power l i n e  t o  t h e  BMM, bu t  
ra ther ,  i s  a l o g i c  l i n e  t o  a c t i v a t e  t h e  BMM through the  se lec ted  
p o r t .  Power 1 i nes are prov ided through a d d i t i o n a l  1 i nes. 
2. Memory Modules " I n  Use" L i n e  ( I N  USE) 
This  l i n e  i n d i c a t e s  t o  the  user  t h a t  t h e  a l t e r n a t e  access 
p o r t  i s  being used, and t h a t  access t o  t h i s  p o r t  cannot be 
granted. This  l i n e  i n d i c a t e s  the  c o n d i t i o n  o f  t h e  a l t e r n a t e  
p o r t  regard less o f  t h e  p o r t  power s t robe  cond i t i on .  
i s  not t o  be connected t o  any o the r  p o r t  l i n e .  
This  l i n e  
3.  .Data Lines 
The data l i n e s  are h i g h  impedance ( 3  s t a t e )  b i d i r e c t i o n a l  
data t r a n s f e r  l i n e s  capable o f  p a r a l l e l  bussing w i t h  s i m i l a r  
data t r a n s f e r  l i n e s  o f  o ther  memory modules. 
4. Address L ines 
The address l i n e s  are h igh  impedance ( 3  s t a t e )  s i g n a l  l i n e s  
capable o f  p a r a l l e l  ope ra t i on  w i t h  o t h e r  s i m i l a r  address l i n e s  
of  other memory modules. 
5. W r i t e  Contro l  L i n e  ( i @ )  
The W r i t e  Con t ro l  L ine  (E) c o n t r o l s  t h e  d i r e c t i o n  of data 
t r a n s f e r .  The l i n e  def ines t h e  d i r e c t i o n  of data t r a n s f e r  
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as being from t h e  user t o  t h e  Bubble Memory Module. This  l i n e  
a l so  def ines t i m i n g  i n  t h a t  a l l  address and data l i n e s  ma in ta in  
s t a b l e  i n f o r m a t i o n  du r ing  t h e  a c t i v e  p e r i o d  o f  t h i s  c o n t r o l  
l i n e .  
6. Read Con t ro l  L i n e  (RD) 
The Read Con t ro l  L ine (RD) c o n t r o l s  t h e  d i r e c t i o n  o f  data 
t r a n s f e r .  The RD l i n e  def ines t h e  d i r e c t i o n  of data t r a n s f e r  as 
be ing from the  Bubble Memory Module t o  the user. Th is  l i n e  a l s o  
def ines t i m i n g  i n  t h a t  a l l  address l i n e s  ma in ta in  s t a b l e  
i n f o r m a t i o n  d u r i n g  the  a c t i v e  p e r i o d  o f  t h i s  c o n t r o l  l i n e .  
?. Memory Module I n t e r r u p t  ( I N T )  
A low on t h e  I N T  l i n e  i n d i c a t e s  t o  t h e  user t h a t  t h e  memory 
module has a new s t a t u s  and requ i res  s e r v i c i n g  by t h e  user. The 
I N T  l i n e  remains low u n t i l  t he  module i s  serv iced by t h e  user. 
8. Bubble Memory Module Reset L ine  (RST) 
A low l e v e l  on the RST s imultaneously w i t h  an a c t i v e  
PSTROBE l i n e  f o r  t h e  same module fo rces  t h e  memory module t o  an 
i n a c t i v e  i d l e  s ta te .  
9. Data Request L i n e  (DRQ) 
When the  appropr ia te p ro toco l  has been fo l l owed  fo r  a 
p a r t i c u l a r  memory module t h i s  l i n e  may go h igh  t o  i n d i c a t e  t h a t  




The DRQ l i n e  i s  used on ly  i n  t h e  D i r e c t  Data Trans fer  
10. Data Transfer Acknowledge L i n e  (DTACK) 
The user se ts  t h i s  l i n e  a c t i v e  i n  response t o  t h e  module 
DRQ s igna l  l i n e  becoming ac t ive .  Data t r a n s f e r  occurs 
immediately. The t r a n s a c t i o n  must be completed by t h e  t i m e  t h e  
DTACK l i n e  i s  re tu rned t o  an i n a c t i v e  s ta te .  The DTACK l i n e  i s  
used on ly  i n  t h e  DDT mode. 
The pr imary c o n t r o l  l i n e s  a re  t h e  I N  USE and PSTROBE l i n e s .  These 
two l i n e s  are unique t o  each p o r t  and may n o t  be connected t o  o the r  
s i m i l a r  l i n e s  o f  o the r  por ts .  
m u l t i p l e  user requests v i a  these l i n e s .  
t h e  c o n t r o l l e r  t h a t  a user i s  reques t ing  access. 
i s  TRUE a module p o r t  w i l l  not  respond t o  any user request  t o  access 
memory. 
i t s  PSTROBE l i n e .  It must not  a c t i v a t e  any o the r  l i n e ,  un less i t s  I N  USE 
l i n e  i s  n o t  ac t i va ted  by t h e  bubble c o n t r o l l e r .  Once a user gains access 
t o  t h e  memory p o r t  it has a monopoly o f  a l l  opera t ions  t o  t h a t  memory 
module. 
terminates access by d e a c t i v a t i n g  t h e  PSTROBE. 
respond t o  t h e  PSTROBE it should a c t i v a t e  t h e  I N T  and w a i t  f o r  t h e  user  t o  
speci fy  t h e  next opera t ion  by t h e  cond i t i on  o f  t h e  address l i n e s  t o  t h a t  
p o r t .  
The bubble c o n t r o l l e r  (BC) reso lves  
The PSTROBE l i n e  i d e n t i f i e s  t o  
Unless t h e  PSTROBE l i n e  
I f  a user requ i res  access i t  must i n i t i a l l y  do so by a c t i v a t i n g  
The a l t e r n a t e  p o r t  on t h a t  module i s  locked ou t  u n t i l  t h e  user  
When t h e  p o r t  i s  ab le t o  
It should a l so  a c t i v a t e  t h e  a l t e r n a t e  p o r t  I N  USE s i g n a l  l i n e .  
A p a r a l l e l  arrangement o f  BMMs (F igure  8) p rov ides  increased system 
capaci ty ,  f l e x i b i l i t y ,  and redundancy. 
PSTROBE and I N  USE a re  capable o f  be ing p a r a l l e l e d  w i t h  t h e  corresponding 
A l l  p o r t  A s i g n a l  l i n e s  o ther  than 
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p o r t  8 s igna l  l i n e s  of t he  o the r  memory modules. S i m i l a r l y ,  a l l  p o r t  B 
l i n e s  except PSTROBE and I N  USE are capable of being p a r a l l e l e d  w i t h  t h e  
corresponding p o r t  B s i g n a l  l i n e s  of o the r  memory modules. 
memory module can be obta ined v i a  P o r t  A and Por t  B o f  t h a t  module, but  n o t  
s imultaneously.  While access t o  one memory module i s  o c c u r r i n g  through 
P o r t  A ( B )  then simultaneous access t o  another memory module i s  p o s s i b l e  
through Por t  B ( A ) .  For example, i n  F i g u r e  8, access t o  BMMl  can be 
accessed through P o r t  A simultaneously w i t h  access t o  BMM2 through Por t  B. 
Approp r ia te  phasing o f  t h e  PSTROBE l i n e s  f o r  Po r t  A and Por t  B can enable 
t h e  se lec ted  MM t o  mainta in  i t s  c o n t r o l l e r  a c t i v e  f o r  a l t e r n a t e  access 
through Por ts  A and B. 
Access t o  any 
The BMM provides s ta tus  r e g i s t e r s  which i d e n t i f y  a l l  r e q u i r e d  
opera t i ona l  parameters f o r  i t s  c o n t r o l  and operat ion.  These r e g i s t e r s  a re  
access ib le  t o  the  user v i a  data l i nes .  I n  add i t i on ,  t h e  BMM w i l l  
i n t e r n a l l y  make measurements of parameters such as BMM power and MB 
temperature and s t o r e  t h i s  i n fo rma t ion  i n  r e g i s t e r s  which a re  s i m i l a r l y  
access ib le  t o  t h e  user. 
On a s t a t u s  request t he  BMM responds by p l a c i n g  a s t a t u s  word on t h e  
data l i n e s  a t  the t ime of t h e  RD stroke. Each b i t  of t h e  s t a t u s  word has a 
de f i ned  meaning f o r  i n t e r p r e t a t i o n  by the  user. 
A s e t  o f  commands character izes a l l  BMM operat ions.  To issue a 
command t o  the  memory module the  user se ts  t h e  address l i n e s  t o  t h e  
a p p r o p r i a t e  c o n d i t i o n  and a c t i v a t e s  t h e  WR l i n e .  The memory module 
responds by s e t t i n g  t h e  I N T  f a l s e  a f t e r  accept ing t h e  command. The 
w i l l  then remove t h e  WR s i g n a l .  The command s e t  ncludes, as a min 
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1. NORMAL INITIALIZE 
E i t h e r  t h i s  command o r  fast  i n i t i a l i z e  i s  r e q u i r e d  whenever t h e  
BMM i s  a c t i v a t e d  by t h e  PSTROBE from an o f f  cond i t i on .  It i s  no t  
r e q u i r e d  when bo th  PSTROBEs of Por t  A (B) and Por t  B (A) are on 
s imul taneously  f o r  a b r i e f  t i m e  and c o n t r o l  i s  changing from one p o r t  
t o  another. The memory module performs any i n t e r n a l  housekeeping 
necessary p r i o r  t o  cont inued operat ion.  This command i s  not  a RESET, 
and i s  ignored i f  received dur ing any o the r  commanded opera t i on  (seek, 
t r a n s f e r ,  etc.) .  
loaded i n t o  t h e  approp r ia te  c o n t r o l l e r  r e g i s t e r  d i r e c t l y  from t h e  
bubble devices. 
t o  rece ive  f u r t h e r  commands i n  a p o l l e d  t r a n s f e r  mode. 
t r a n s f e r  number i s  equal t o  zero. 
2. FAST INITIALIZE 
This  command causes boot loop in fo rma t ion  t o  be 
A t  t h e  completion of t h i s  command t h e  module i s  ready 
The b lock  . 
This command i s  i d e n t i c a l  t o  t h a t  f o r  NORMAL INITIALIZE w i th  t h e  
except ion t h a t  boot loop in format ion i s  loaded i n t o  t h e  approp r ia te  
c o n t r o l l e r  r e g i s t e r  f r o m  EEPROM devices. 
3. LOAD BOOTLOOP S p e c i f i e d  
This  command causes the  BMM t o  t r a n s f e r  boot loop i n f o r m a t i o n  from 
t h e  s p e c i f i e d  memory board i n t o  EEPROM devices conta ined i n  t h e  bubble 
c o n t r o l l e r .  
4. SEEK BLOCK Spec i f i ed  
This  command causes the  memory module t o  perform a l l  operat ions 
necessary p r i o r . t o  ac tua l  data t r a n s f e r  i n t o  o r  ou t  o f  t h e  memory 
storage. 
n o t i f y  t h e  user o f  t h e  completion of t h e  operat ion.  
A t  t h e  complet ion o f  t h e  opera t i on  t h e  I N T  l i n e  i s  used t o  
z i  
5. WRITE TO BLOCK S p e c i f i e d  
Th is  command causes t h e  memory module t o  s t a r t  an ac tua l  w r i t e  
operat ion.  
t h e  memory module au tomat i ca l l y  performs t h e  seek opera t ions  
necessary, and then immediately commences t h e  w r i t e  operat ion.  Only 
one b lock  i s  t rans fe r red ,  s t a r t i n g  a t  t h e  b lock  s p e c i f i e d  by t h e  " s e t  
b lock  s t a r t "  address (d iscussed bel  ow) .  Dependent upon prev ious  
commands, t h e  INT o r  DRQ l i n e  i s  used t o  request  data t r a n s f e r  
opera t ion  for  data storage. 
6. READ BLOCK S p e c i f i e d  
If t h e  seek b lock  command has n o t  been p r e v i o u s l y  issued, 
Th is  command causes t h e  memory module t o  s t a r t  an ac tua l  read 
operat ion.  I f  t h e  seek b lock  command has n o t  been p rev ious l y  i ssued 
t h e  memory module au tomat i ca l l y  performs t h e  seek operat ions,  and then 
immediately commences t h e  read operat ion.  Only one b lock  i s  
t r a n s f e r r e d  s t a r t i n g  a t  the  b lock spec i f i ed  by t h e  s e t  b lock  s t a r t  
address. Dependent upon p rev ious l y  issued commands t h e  F T  o r  DRQ 
l i n e  i s  used t o  request  data t r a n s f e r  opera t ions  f o r  data t r a n s f e r  t o  
t h e  user. 
7. ABORT OPERATION 
Th is  command causes t h e  memory module t o  abor t  any opera t ion  i n  
progress i nc lud ing  data t r a n s f e r  and r e t u r n  t o  a s t a t u s  t o  rece ive  
f u r t h e r  commands i n c l u d i n g  "INITIALIZE." This command does n o t  cause 
any l o s s  of s to red  data a l ready i n  t h e  memory devices. 
8. MULTI-BLOCK WRITE 
Th is  command causes t h e  memory module t o  s t a r t  a w r i t e  operat ion.  
I f  t h e  seek b lock command has n o t  been p rev ious l y  issued, t h e  memory 
module automat ical  l y  performs t h e  seek operat ions,  and then 
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immediately commences the  w r i t e  operat ion.  
s e q u e n t i a l l y  u n t i l  a l l  t he  blocks s p e c i f i e d  by t h e  "block t r a n s f e r  
number" have been exhausted. Where t h e  t r a n s f e r  crosses MB 
boundaries, t h e  bubble c o n t r o l l e r  a n t i c i p a t e s  and energizes t h e  MB Is 
i n  a manner which prov ides the average cont inuous useful  BMM data r a t e  
and minimizes BMM power. 
W r i t i n g  cont inues 
9. MULTI-BLOCK READ 
This  command causes the  memory module t o  s t a r t  a read operat ion.  
If t h e  seek b lock command has no t  been p r e v i o u s l y  issued t h e  memory 
module au tomat i ca l l y  performs t h e  seek operat ion,  and then immediately 
commences the  read operat  i on. Readi ng cont i nues sequent i a1 l y  un t  i 1 
a l l  t he  b locks s p e c i f i e d  by the b lock t r a n s f e r  number have been 
exhausted. Where t r a n s f e r  crosses MB boundaries, t h e  s i m i l a r  
c h a r a c t e r i s t i c s  as those f o r  MULTI-BLOCK WRITE are used. 
10. GO TO DDT 
This  command causes t h e  BMM t o  t r a n s f e r  data u s i n g  D i r e c t  Data 
T rans fe r  (DDT). D i r e c t  Data Transfer  i s  discussed below. 
11. SET UP ECC 
This  command causes t h e  BMM t o  organize i t s e l f  f o r  E r r o r  
C o r r e c t i o n  Coding (ECC). 
i n d i c a t e d  i n  the s t a t u s  word and a l s o  r e t a i n e d  i n  n o n v o l a t i l e  storage 
when t h e  BMM i s  o f f .  Once set up f o r  ECC t h e  BMM remains so, w i t h  o r  
w i t h o u t  power app l i ed  t o  t h e  BMM, u n t i l  t h e  ABORT ECC command i s  
r e c e i  ved. 
12. ABORT ECC 
This command terminates the o r g a n i z a t i o n  of t h e  BMM es tab l i shed  
by the SET UP ECC command. 
The f a c t  t h a t  t h e  MM i s  s e t  up f o r  ECC i s  
I t  enables t h e  BMM t o  use s torage areas 
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a l l o c a t e d  f o r  ECC f o r  a d d i t i o n a l  s torage o f  data. This  c o n d i t i o n  
remains unchanged, w i t h  o r  w i t h o u t  power a p p l i e d  t o  t h e  BMM, u n t i l  a 
SET UP ECC command i s  received. 
Address l i n e s  as i n d i c a t e d  i n  F i g u r e  7, a r e  used t o  speci fy  t h e  t ype  
o f  i n fo rma t ion  t rans fe r  required. Typ ica l  f u n c t i o n a l  address requi  rernents 
are: 
1. STATUS REQUEST 
The c o n d i t i o n  o f  t he  data l i n e s  es tab l i shes  t h e  present s t a t u s  o f  
t h e  addressed memory module. 
2. MODULE COMMAND 
The cond i t i on  o f  t h e  data l i n e s  s p e c i f i e s  t h e  a c t i o n  o r  ope ra t i on  
des i red by the user. 
3. DATA TRANSFER 
The in fo rma t ion  on t h e  data l i n e s  i s  t h e  i n f o r m a t i o n  p r e v i o u s l y  
stored, o r  t o  be s to red  i n  the  memory module. 
4. SET BLOCK ST RT 
The in format  on on t h e  data l i n e s  s p e c i f i e s  t h e  "set  b lock 
address'' which i s  t he  address of t he  next block t o  be accessed by t h e  
user. To issue a s t a r t i n g  block address, the user sets  the address 
l i n e s  t o  the approp r ia te  c o n d i t i o n  and a c t i v a t e s  t h e  WR l i n e .  
memory module responds by s e t t i n g  the  I N T  l i n e  f a l s e  a f t e r  accept ing 
the  data on t h e  data l i n e s .  The user then removes t h e  WR s i g n a l .  
5. BLOCK TRANSFER NUMBER 
The 
The in format ion on t h e  data l i n e  s p e c i f i e s  t h e  number o f  b locks t o  
be t rans fe r red  i n  the  next read o r  w r i t e  operat ion.  
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I n fo rma t ion  Transfer and T iming 
The BMM t r ans fe rs  in format ion,  whether s torage data, address, 
commands, etc., by a l l  of t h e  f o l l o w i n g  t h r e e  t r a n s f e r  methods. 
1. P o l l e d  Data Transfer 
The user c o n t i n u a l l y  p o l l s  the  module f o r  module s ta tus .  
Immediately a f t e r  t h e  s ta tus  word i n d i c a t e s  a "data avai  1 ab le "  s ta tus,  
t h e  user  requests a data word t r a n s f e r  read o r  w r i t e  opera t ion  as 
p r e v i o u s l y  s e t  up by t h e  parameter s p e c i f i c a t i o n s .  
2. I n t e r r u p t  Data Trans fer  
The user se ts  up t h e  module parameters requ i red  f o r  t h e  opera t ion  - 
and w a i t s  f o r  t h e  module INT s igna l  l i n e  t o  i n d i c a t e  a change i n  
sta%us. The user then requests a module s ta tus  word t o  v e r i f y  t h a t  
data i s  ava i l ab le .  Immediately a f t e r  t h e  s t a t u s  i n d i c a t e s  a "data 
a v a i l a b l e "  s ta tus ,  t h e  user requests a data t r a n s f e r  read o r  w r i t e  as 
prev ious l y  s e t  up by t h e  parameter s p e c i f i c a t i o n s .  
3. D i r e c t  Data T rans fe r  (DDT) 
I n  t h e  DDT mode, t h e  DRQ l i n e  i s  used by t h e  memory module t o  
in fo rm t h e  user t h a t  data i s  ava i l ab le  f o r  immediate t rans fer .  The 
user acknowledges t h e  t rans fe r  of data us ing  o n l y  t h e  DTACK l i n e .  
t o  t h e  va r iab le  l eng th  o f  t h e  bus l i n e s ,  no bus c lock  i s  used. A l l  
t r ansac t i ons  are handshake al though t imeouts m q y  be used t o  minimize 
t h e  e f f e c t s  of no response f r o m  one o f  t h e  t r a n s a c t i o n  par tners.  
Due 
The t i m i n g  parameters for  data t r a n s f e r ,  when no t  u s i n g  t h e  DDT 
method, are shown i n  F igures  9 and 10 f o r  WRITE and READ, 
respec t i ve l y .  The in fo rma t ion  on t h e  data l i n e s  may con ta in  s torage 
data, commands, module t r a n s f e r  parameters, s ta tus ,  e tc .  Only t h e  se lec ted  
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Figure 9. Yenor!! write operation - t inin?.  
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Figure 10.- Memory read operation - timing. 
p o r t  w i t h  an a c t i v e  PSTROBE l i n e  and f a l s e  I N  USE l i n e  responds t o  t r a n s f e r  
request.  The handshake waveform meanings corresponding t o  F igu res  9 and 10 
a re  g iven i n  Table 1. 
The t i m i n g  parameters when using t h e  DDT method f o r  storage data a r e  
g iven i n  F igures 11 and 12 f o r  WRITE and READ, r e s p e c t i v e l y .  
meanings a re  descr ibed i n  Table 2. The response t imes i n d i c a t e d  on t h e  
f i g u r e s  and to lerances are not  spec i f i ed  but  normal ly  would be s p e c i f i e d  
d u r i n g  o r  p r i o r  t o  system development. The i n t e r f a c e  design f a c i l i t a t e s  
data t r a n s f e r  of as much as one block o f  data a t  an instantaneous r a t e  o f  
a t  l e a s t  10 Mbps. 
The waveform 
The D i r e c t  Data Transfer operat ion bypasses use of t he  address and 
-- 
RD/WR l i n e s .  I n  t h e  DDT t r a n s f e r  the memory module issues a d i r e c t  
t r a n s f e r  request on t h e  DRQ l i n e .  For t h i s  t o  happen t h e  user must f i r s t  
conform t o  t h e  DDT p ro toco l  t o  e s t a b l i s h  the  t r a n s f e r  parameters w i t h  t h e  
memory module. When ready t h e  memory module w i l l  i n f o r m  t h e  user v i a  t h e  
DRQ l i n e .  The user responds by only a c t i v a t i n g  t h e  DTACK l i n e .  
I f  t h e  t r a n s f e r  i s  a w r i t e  operat ion t h e  user must ensure t h a t  s t a b l e  
data a r e  on t h e  data l i n e s  before asse r t i ng  t h e  DTACK c o n t r o l  l i n e .  The 
user  must mainta in  the data s t a b l e  u n t i l  a f t e r  t h e  memory r e t u r n s  t h e  DRQ 
l i n e  i n a c t i v e  t o  s i g n a l  acceptance o f  t h e  data. The user should then  
remove t h e  DTACK s i g n a l  and subsequently remove t h e  data l i n e  s igna l .  
I f  t h e  t r a n s f e r  i s  a read operat ion then t h e  user should respond by 
DTACK. The memory should then place s t a b l e  data on t h e  data l i n e s  and 
subsequently lower t h e  DRQ l i n e .  
data l i n e s  u n t i l  a f t e r  t he  user re turns t h e  DTACK t o  an i n a c t i v e  l e v e l .  
The memory mainta ins s t a b l e  data on t h e  
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Table 1. I d e n t i f i c a t i o n  of waveform meanings f o r  non-DDT 
t r a n s f e r s  (See F igs .  9 and 10) 
A - User sets  up f u n c t i o n a l  address f o r  t r a n s f e r  
A '  - Data s e t  up on l i n e s  
B - User i s  ready and requests t r a n s f e r  
B' - Ind i ca tes  data are s t a b l e  on l i n e s  
C - Data has been taken 
D - Acknowledge data t r a n s a c t i o n  has been completed 
E - Address removed by user. Data removed from l i n e s .  
F - Status change s i g n a l i n g  readiness f o r  next data 
t r a n s f e r  
28 
C E F A B 
\/ tdr2 :: tdr3 /\ tdr4 :: tdr5+ C t d r l  ++ 
DATA 
DTAC K 
DTAC K y y . i  
Figure 12.- DDT read operation - timing. 
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Table 2. I d e n t i f i c a t i o n  o f  waveform meanings for DDT 
t r a n s f e r s  (See F igs .  11 and 12)  
A - BMM requests data t r a n s f e r  
B - Data pu t  on l i n e s  
C - Acknowledge request  and says " I ' m  ready for  
(Data are on l i n e s  i f  a WRITE.) t rans fe r . "  
C '  - Data are s t a b l e  on l i n e s  (READ o n l y )  
D - Data has been taken 
E - Acknowledge t r a n s f e r  complete 
F - Remove data f rom l i n e s  
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Miscel laneous Features 
The Bubble C o n t r o l l e r  (BC) prov ides E r r o r  Cor rec t i on  Coding (ECC) o f  
b locks  o f  data s to red  i n  t h e  memory device. 
o rgan iz ing ,  upon r e c e i v i n g  appropr ia te  user commands, t h e  MM t o  e i t h e r  use 
o r  no t  use t h e  ECC. 
e r r o r  d e t e c t i o n  w i thou t  co r rec t i on ,  e r r o r  de tec t i on  w i t h  automat ic 
co r rec t i on ,  and e r r o r  de tec t i on  w i th  s top  and w a i t  f o r  user  i n s t r u c t i o n s .  
When ECC i s  not used, t h e  storage area normal ly  used f o r  e r r o r  coding i s  
conver ted t o  a d d i t i o n a l  data storage s i t e s .  
The BC i s  capable o f  
When ECC i s  used, t h e  BC prov ides user op t ions  f o r  
The BMM prov ides i n t e r n a l  p r o t e c t i o n  o f  data s to red  i n  t h e  memory 
dev ices i n  event of a power f a i l u r e .  
orderly shtit down of t he  BMM and enstires t h a t  data, ECC Status, and o the r  
s t a t u s  requirements are no t  l o s t .  Da ta  l oca ted  i n  bu f fe rs  w i t h i n  t h e  BMM 
need no t  be saved. 
This  p r o t e c t i o n  f a c i l i t a t e s  an 
The BMM des ign f a c i l i t a t e s  i t s  be ing s t robed on f o r  b r i e f  i n t e r v a l s  
v i a  t h e  PSTROBE l i n e  t o  conserve power i n  aerospace onboard memory 
a p p l i c a t i o n s .  I n  con junc t i on  w i t h  t h i s  approach t h e  BMM i s  a l s o  ab le  t o  
s e l e c t  and power-on t h e  MB i n  which s torage b locks have been addressed. 
Hence, f a s t  turn-on i s  o f  prime importance t o  minimize power and 
s imul taneously  p rov ide  fas t  access. The f o l l o w i n g  maximum access t imes 
can be prov ided by t h e  BMM upon a c t i v a t i o n  o f  t h e  PSTROBE s i g n a l :  
Time t o  be ready t o  receive commands = - < 20 psec. 




3. Time t o  rece ive  appropr ia te  commands and begin data t r a n s f e r  (READ 
o r  WRITE) < 5 psec. ( Inc ludes  energ iz ing  t h e  approp r ia te  MB.) 
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The Memory Board (MB) conta ins  t h e  memory dev ices and much o f  t h e  
c i r c u i t r y  requ i red  t o  access these devices.  
e x c l u s i v e l y  by the BC and i s  capable o f  be ing  connected i n  p a r a l l e l  w i t h  
o the r  s i m i l a r  MB's up t o  a t o t a l  o f  8 i n  p a r a l l e l .  
The MB i s  c o n t r o l l e d  
The BMM receives data and reproduces s to red  da ta  asynchronously i n  
b lock  form. The minimum ac tua l  data t r a n s f e r  r a t e  t o  memory ch ips  w i l l  be 
h igher  than t h e  average BMM inpu t /ou tpu t  data r a t e  t o  accommodate command, 
c o n t r o l ,  and address func t ions .  The average usefu l  data r a t e  f o r  
cont iguous blocks, which i s  a v a i l a b l e  t o  t h e  user  a t  t h e  BMM I/O, i s  1.2 
Mbps. 
b locks are requested. 
The actual  average data r a t e  i s  dependent on t h e  duty  c y c l e  a t  which 
The average power requ i red  t o  operate t h e  BMM i s  data r a t e  dependent. 
The power goal f o r  the  BMM a t  1.2 Mbps i s  - < 25 watts/Mbps. 
m u l t i p l e x i n g  and power sw i t ch ing  t o  t u r n  on o n l y  those c i r c u i t s  which a r e  
needed f o r  data access should minimize power. The BMM requ i res  zero power 
t o  ma in ta in  s tored data i n t e g r i t y .  
C i r c u i t  
As a goal, t h e  uncorrected e r r o r  r a t e  f o r  t h e  BMM i s  less  than 10-8 
e r r o r s / b i  t f o r  a1 1 data pa t te rns .  
and d e t e c t i o n  the BMM should p rov ide  co r rec ted  data w i t h  l e s s  than 
e r r o r s / b i  t. 
When u s i n g  E r r o r  Cor rec t i on  Coding (ECC) 
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MEMORY MODULE IMPLEMENTATION 
Hardware S t r u c t u r a l  Organizat ion 
The p ro to type  e v a l u a t i o n  design o f  t h e  modular bubble memory system 
concept i s  shown i n  the block diagram i n  F ig .  13. 
i n  t h i s  f i g u r e  are def ined as i n  F i g .  1. The System C o n t r o l l e r  Module 
(SCM) t r a n s l a t e s  h igh  l e v e l  user commands i n t o  s imple d i g i t a l  s i g n a l s  f o r  
use by t h e  Bubble C o n t r o l l e r  (BC). The BC takes these d i g i t a l  s i g n a l s  and 
outputs  the  s p e c i f i c  c u r r e n t  and vol tage l e v e l s  and t i m i n g  c h a r a c t e r i s t i c s  
t h a t  a re  requ i red  t o  d r i v e  t h e  Memory Boards (MB). For  t e s t i n g  purposes, 
t h e  SCM i s  designed around a 1 6 - b i t  s i n g l e  board computer w i t h  s e r i a l  and 
p a r a l l e l  p o r t  c a p a b i l i t y .  
C o n t r o l l e r  (BDC), res ide  i n  a card cage (shown i n  F ig .  14). The memory 
module dual bus i n t e r f a c e  i s  designed t o  be g e n e r i c a l l y  compatible wi th  any 
microprocessor. 
implementat ion,  due t o  t h e  d u p l i c a t i o n  i nvo l ved  i n  t h e  P o r t  A and B 
designs. Each Memory Board (MB), f o r  t h e  purposes of f u n c t i o n a l  
eva lua t i on ,  c o n s i s t s  of a s e r i e s  of p r i n t e d  c i r c u i t  cards arranged i n  a 
memory module card cage arrangement, as p i c t u r e d  i n  F i g .  14. This card 
cage conta ins 11 cards: 1 BDC Board, 1 I s o l a t i o n  B u f f e r  Board (IBB), 8 
Storage U n i t s  ( S U ) ,  and 1 Strobable Power Supply Board (SPSB). The 
i n t e r f a c e  between the BC and the  BDC, which i s  i n  the  memory module card 
cage, i s  t w i s t e d  p a i r  cable. The i s o l a t i o n  b u f f e r s  i n s u r e  t h a t  t h e r e  i s  no 
g a r b l i n g  o f  data on the  bus. 
shown i n  F ig.  15. S p e c i f i c  elements w i t h i n  each module w i l l  be discussed 
separa te l y  i n  greater  d e t a i  1 below. 
Major modules depic ted 
The SCM and t h e  BC, minus t h e  Bubble Device 
Only t h e  Por t  A sec t i on  has been cons t ruc ted  f o r  t h e  
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Bubble C o n t r o l l e r  I n t e r f a c e  Board 
The bubble c o n t r o l l e r  i n te r face  board (BCIB) c o n s i s t s  o f  t h e  c i r c u i t r y  
necessary t o  i n t e r f a c e  t h e  BDC t o  t h e  s i n g l e  board computer, which i s  
s e r v i n g  as t h e  SCM fo r  t h i s  experiment. F u n c t i o n a l l y ,  t h e  BC a c t s  on 
address and c o n t r o l  s i g n a l s  from the user ( i n  t h i s  case, t h e  SCM) ,  
e x c l u s i v e l y  through t h e  dual p o r t  I / O ,  t o  handle t h e  r o u t i n g  o f  da ta  t o  and 
from t h e  approp r ia te  storage u n i t s .  
c i r c u i t r y  fo r  Por t  A i s  shown i n  F i g .  16. The i n t e r f a c e  f o r  Po r t  B w i l l  be 
almost i d e n t i c a l  except fo r  t he  c i r c u i t r y  t h a t  w i l l  be shared w i t h  Por t  A. 
A b lock diagram o f  t h e  i n t e r f a c e  
Table 3 shows t h e  necessary hardware i n t e r f a c e  s ignals .  A schematic 
o f  t h e  ac tua l  p ro to type  board i s  shown i n  F i g .  17a and 17b, and F i g .  17c 
shows the ac tua l  p ro to type  board. T h i s  i n te r face ,  as shown i n  F ig .  16, 
r e q u i r e d  t h e  use of address b u f f e r s  and decoding, data and c o n t r o l  s i g n a l  
bu f fe rs ,  DMA c o n t r o l  c i r c u i t r y  ( f o r  DDT operat ion) ,  acknowledge decode, and 
EEPROM i n t e r f a c e  c o n t r o l  c i r c u i t r y .  B u f f e r i n g  of a l l  s i g n a l s  t h a t  cross 
t h e  bus i s  necessary so t h a t  t he re  i s  no confusion about who has c o n t r o l  of 
t h e  bus and t o  prevent t h e  g a r b l i n g  of data. Address decoding i s  r e q u i r e d  
f o r  t h e  s e l e c t i o n  o f  t h e  bubble device c o n t r o l l e r  when i s s u i n g  commands or 
t r a n s m i t t i n g  data, and f o r  t h e  s e l e c t i o n  of t h e  proper storage l o c a t i o n  
w i t h i n  t h e  memory system. An acknowledge s igna l  i s  needed from t h e  BC t o  
l e t  t h e  s i n g l e  board computer know the  i n fo rma t ion  has been received. 
I n t e r f a c e  c o n t r o l  c i r c u i t r y  f o r  the EEPROM i s  needed t o  s h u t t l e  t h e  
boot loop i n f o r m a t i o n  between t h e  EEPROM board and the  approp r ia te  memory 
board upon the issuance o f  t h e  f a s t  i n i t i a l i z a t i o n  command ( r e f .  10). The 
DMA c o n t r o l  c i r c u i t r y  i s  necessary f o r  t h e  implementat ion of t h e  DDT mode. 
I t i s  impor tant  t o  note here t h a t  eve ry th ing  poss ib le  must be 
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FIGURE 16 
Table 3. Bubble Device C o n t r o l l e r  I n t e r f a c e  Signals  
10-D7 
- __ 
7242 CS/  
- -- -- - _ _  - _________ 
FUNCTION 
------I_-- _ _ _ _  
4ddress l i n e ,  s e l e c t s :  
AO=O FIFO o r  parametr ic  r e g i s t e r s  
A l = l  Command/Status r e g i s t e r s  
_- - - ---_---_-- 
3 i d i  r e c t i o n a l  data bus 
3p t i ona l  odd p a r i t y  b i t  
3MC c h i p  se lec t  i n p u t  
- - - - __ - - .___ __ 
__ - -_ - - - - _- - - - - - - - _- - 
CS/=O c o n t r o l l e r  s e l e c t :  
CS/=1 t r i  - s t a t e  i n t e r f a c e  s igna l  s 
-- _ _ _ -  - ---- __ ---- 
aead 7220 r e g i s t e r s  o r  data F I F O  
d r i t e  7220 r e g i s t e r s  o r  data F I F O  
3MA acknowledge 
Used when BMC’s are operated i n  p a r a l l e l - -  
causes h a l t  when an e r r o r  i s  detected 
i n  a BMC--requires 
4 MHz T2L leve l  c lock  
c l o c k  pe r iod  = 250 nm(0.25 ns t o l e r a n c e )  
duty  cyc le  = 50% (5% t o l e r a n c e )  
o f  any 7220 a c t i v i t y ,  performs a 
c o n t r o l l e d  shutdown and i n i t i a t e s  a 
r e s e t  sequence 
systems 
- .- - - -_ - - - - - - - - __ _- __- 
._ - -  - - __ __ - - - - - - - - ___ - 
. - ___ - - __ _ -  . - - - -- - 
__ __ - - - . - - __ -- _ _  - - - - - - - 
__ - - - -  _ - _ _  -------- 
A low on t h i s  p i n  forces t h e  i n t e r r u p t i o n  
-- -___- - - - - - ~ - - -  
Should be t i e d  t o  ground f o r  s i n g l e  bank 
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4 1  

done t o  i n s u r e  t h a t  the  system i s  completely f r e e  o f  spur ious s igna ls  on 
t h e  data and c o n t r o l  l i n e s  t h a t  i n t e r f a c e  d i r e c t l y  t o  t h e  BDC: 
capac i to rs  should be used on a l l  i n teg ra ted  c i r c u i t s ,  a l l  l i n e  lengths  
should be as sho r t  as poss ib le ,  and the data l i n e s  t o  t h e  BDC should be i n  
t w i s t e d  p a i r s .  
s i  gnal a c t i  v i  ty i s present.  
decoupl ing 
The system w i l l  no t  f unc t i on  p roper l y  i f  any spur ious 
The address decode l o g i c  i s  necessary f o r  t h e  s e l e c t i o n  o f  t h e  bubble 
dev ice c o n t r o l l e r  f o r  t h e  issuance o f  commands, t h e  DMA c i r c u i t r y  f o r  t h e  
t ransmiss ion  o f  data, and t h e  proper  storage l o c a t i o n  w i t h i n  t h e  memory 
system. Se lec t i on  of t h e  BCIB i s  achieved us ing  t h e  board s e l e c t  l o g i c  
shown i n  F ig .  18. This  l o g i c  se ts  up t h e  base address f o r  a l l  o f  t h e  
devices t h a t  a re  t o  be addressed on t h i s  i n t e r f a c e  board. Se lec t i on  o f  t h e  
bubble device c o n t r o i l e r  i s  done by s e t t i n g  A3(=ADR3/) and A4(=ADR4/) t r u e  
and combining w i t h  t h e  BRDSEL s igna l ,  as depic ted i n  F ig .  18, t o  y i e l d  a 
hexadecimal address o f  BE f o r  t h e  BDC data p o r t  and BF f o r  t h e  BDC 
command/status po r t .  To s e l e c t  t h e  DMA c o n t r o l l e r ,  t h e  address b i t  
A4(=ADR4/) i s  set  t r u e  and combined w i t h  t h e  BRDSEL s i g n a l  f rom t h e  board 
s e l e c t  c i r c u i t r y  v i a  t h e  l o g i c  shown i n  F ig .  19. The r e s u l t i n g  addresses 
f o r  t h e  DMA c o n t r o l l e r  p o r t s  are: 
channel 0 f o r  t h e  Terminal Count p o r t  i s  A lH ,  and t h e  mode/status p o r t  i s  
A8H. F u r t h e r  d e t a i l s  f o r  t h e  s p e c i f i c  ope ra t i on  o f  t h e  DMA c i r c u i t r y  can 
be found i n  re fe rence 14. A lso shown i n  F ig .  19 i s  t h e  data 
t r a n s f e r  acknowledge l o g i c ,  U 1 1  and associated c i r c u i t r y ,  t h a t  i s  necessary 
t o  p rov ide  t h e  proper handshake t im ing  between t h e  BDC and t h e  DMA 
c i r c u i t r y .  
done v i a  t h e  Group Select  c i r c u i t r y  shown i n  F ig .  20. 
channel 0 o f  t h e  address p o r t  i s  AOH, 
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The data/address i npu t /ou tpu t  c o n t r o l  l o g i c ,  as shown i n  F ig .  2 1  and 
22, cons i s t s  of d r i v e r s  and rece ivers  which are 
(U20) and t h e  extended address c i r c u i t r y  (see f 
use i n  con junc t i on  w i t h  16 b i t  processors. The 
t h e  des i red  mode of ope ra t i on  and c o n t r o l l e d  by 
i npu t /ou tpu t  c o n t r o l  l o g i c .  Operation of t h e  c 
c o n t r o l l e d  through l o g i c  
g. 22) which i s  needed fo r  
data type  i s  determined by 
t h e  data/address 
r c u i t  i n  non-DMA mode 
causes t h e  address b i t s  t o  be d i s t r i b u t e d  d i r e c t l y  t o  t h e  var ious c i r c u i t s  
on t h e  BCIB. However, d u r i n g  DMA t rans fe r ,  t h e  addresses are  generated by 
t h e  DMA and extended address c i r c u i t r y ,  and placed onto the  I n t e l  
MULTIBUS. 
a d d i t i o n a l  four  h i  gher-order address b i t s  t h a t  a re  necessary f o r  
i n t e r f a c i n g  w i t h  t h e  2 0 - b i t  addressing t h a t  i s  u t i l i z e d  by t h e  I n t e l  8086 
1 6 - b i t  processor. 
address l o g i c  can be found i n  re ference 14. Contro l  o f  t h e  d r i v e r s  f o r  
data t rans fe rs  f a l l s  i n t o  several categor ies:  data being t r a n s f e r r e d  ( i n  
t h e  DMA mode) f rom the  user  t o  t h e  bubble memory and v i ce  versa, 
r e a d i n g / w r i t i n g  t o  t h e  r e g i s t e r s  o f  t h e  BDC, and r e a d i n y / w r i t i n g  t o  t h e  
bubble memories when no t  i n  DMA mode. The data i n / o u t  l o g i c  i n  U20 c o n t r o l  
the  d r i v e r s  i n  U4 f o r  read ing /wr i t i ng  (DMA) t o  t h e  bubble memory o r  t h e  BDC 
r e g i s t e r s .  The d r i v e r s  i n  U4 are d isabled f o r  data t r a n s f e r s  i n  non-DMA 
mode when t h e  board i s  de-selected. Data t rans fe rs  f rom t h e  bubble memory 
t o  t h e  user are accompanied by a p a r i t y  b i t  (D8) which i s  generated by t h e  
BDC. Cond i t i on ing  t h e  ou tpu t  o f  U20 t o  enable t h e  d r i v e r s  i n  U4 causes the  
d r i v e r  i n  U13 t o  be enabled so t h e  D8/ i s  d r i ven  t o  t h e  processor (SCM) 
a long w i t h  the  o ther  data l i n e s ,  DO/-D7/. 
The extended address l o g i c  handles t h e  generat ion o f  t h e  
D e t a i l s  on t h e  spec i f i c  f u n c t i o n a l i t y  o f  t h e  extended 
The i n t e r f a c e  c o n t r o l  c i r c u i t r y  f o r  t h e  EEPROM cons is t s  main ly  of 










t he  approp r ia te  decode/buffer c i r c u i t r y ,  t o  t h e  EEPROM p o r t  on t h e  BCIB. 
Some a d d i t i o n a l  l o g i c  i s  a l s o  i nco rpo ra ted  t o  generate t h e  proper s i g n a l s  
f o r  i n t e r f a c i n g  w i t h  t h e  EEPROM and i t s  c o n t r o l  c i r c u i t r y .  F ig .  23 shows a 
diagram of t h e  l o g i c  and data/address r o u t i n g  t h a t  i s  on t h e  BCIB. 
p a r a l l e l  p o r t  on the s i n g l e  board computer i s  used t o  generate most o f  the 
handshaking s igna ls  t h a t  t h e  EEPROM c o n t r o l  c i r c u i t r y  requ i  res. These 
s i g n a l s  (CRTLEN/, OECNTL, I.A.CLR, WCCLR, ILLACC, WRCMPL) a r e  sof tware 
i n t e r p r e t e d  and c o n t r o l l e d  by t h e  c o n t r o l l i n g  software fo r  t h e  Memory 
Module system. 
board computer bus o r  from t h e  address/data b u f f e r s  on t h e  BCIB. 
A 
Other c o n t r o l  s i g n a l s  are routed d i r e c t l y  from t h e  s i n g l e  
EEPROM Con t ro l  Board 
A f a s t e r  i n i t i a l i z a t i o n  technique i s  needed f o r  bubble memory systems 
when power s t r o b i n g  of a r b i t r a r y  memory segments i s  u t i l i z e d  t o  minimize 
t h e  power requirements of t he  system. I n  t h e  con tex t  of t h i s  development, 
a separate commercial ly a v a i l a b l e  EEPROM board was used t o  t e s t  the concept 
o f  f a s t  i n i t i a l i z a t i o n .  Fu r the r  d iscuss ion o f  t h e  fas t  i n i t i a l i z a t i o n  
technique i s  presented i n  a l a t e r  sec t i on  o f  t h i s  paper. The EEPROM board 
used i n  t h i s  experiment i s  mounted on the  computer card cage (see f i g .  
14). 
BCIB and t h e  EEPROM board connector. F igs.  24a, 24b and 24c, show a b lock  
diagram, aschematic and a photograph, r e s p e c t i v e l y ,  o f  t h e  EEPROM 
c o n t r o l l e r  design. This design i s  chosen f o r  i t s  sof tware f l e x i b i l i t y ,  
minimal hardware overhead, r e a l  - t ime processing c a p a b i l i t y ,  and h i g h  read 
access speeds f o r  t h e  EEPROM device. Reference 12 prov ides a more complete 
d e s c r i p t i o n  o f  the design and f u n c t i o n a l i t y  of t h e  EEPROM c o n t r o l l e r  board. 
A p i n - f o r - p i n  connect ion i s  es tab l i shed  between connector P4 on the  
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Bubble Devi ce Contro l  1 e r  Board 
The Bubble Device C o n t r o l l e r  Board (BDCD) i s  l oca ted  i n  t h e  f i r s t  card 
s l o t  i n  the  card cage. 
and pass ive components l oca ted  on the f r o n t  s ide,  w h i l e  i n te rconnec t ions  
( p l a t e d  through holes and w i r e  r o u t i n g )  are i n te rspe rsed  on both sides, as 
shown i n  F i g .  25. A schematic of t h e  board i s  shown i n  F ig .  26. The board 
has two e l e c t r o n i c  p o r t s .  
i s  a r i bbon  type connector adaptable t o  f l a t  r i bbon  connections. This  
prov ides s i g n a l  r o u t i n g  f o r  t h e  microprocessor i n t e r f a c e  which i s  l o c a t e d  
i n  c lose  p r o x i m i t y  t o  t h e  card cage, b u t  a considerably  long d i s tance  f o r  
p a r a l l e l  r o u t i n g  o f  h i g h  speed data. Cable l e n g t h  i s  maintained a t  15 
inches. I n  an e a r l i e r  design when the cable l e n g t h  was se lec ted  a t  24 
inches, cons iderable no i se  problems were incurred.  I n d u c t i v e  and 
c a p a c i t i v e  coup l i ng  i n t roduced  many e l e c t r i c a l  paths f o r  t r a n s i e n t  
g l i t c h e s ,  formed by h i g h  speed l o g i c  func t i ons ,  t o  be coupled t o  adjacent 
s igna ls .  This, i n  tu rn ,  i n t roduced  confusion i n t o  t h e  a c t i v e  bubble device 
c o n t r o l l e r  chip.  Two approaches were considered t o  reduce these 
anomolies. One, employing t w i s t e d - p a i r  f l a t  r i bbon  cable, as opposed t o  a 
f l a t  type, and secondly, mainta in ing cable l e n g t h  as s h o r t  as reasonable 
w i t h o u t  r e s t r i c t i n g  t h e  t e s t  and eva lua t i on  cond i t i ons .  To ma in ta in  
sh ie ld ing ,  each t w i s t e d - p a i r  has one lead  connected t o  t h e  power supply 
ground and i s  referenced t o  common only  on t h e  c o n t r o l l e r  board s ide. 
The second p o r t  i s  a connector (56-p in  edge t y p e )  l o c a t e d  on t h e  
It i s  a two-sided p r i n t e d  w i r e  board hav ing a c t i v e  
The one located a t  t he  t o p  reg ion  o f  t he  board 
opposi te  end o f  t he  board. When connected i n t o  t h e  mat ing connector 




i n t e g r a t e d  c i  r c u i  t ) have commonal i t y  w i t h  t h e  s torage un i  t s  and power 
s t robe c i r c u i t r y .  The c o n t r o l l e r  board embodiment i s  populated w i t h  t h e  
f o l l o w i n g  func t ions :  1) t r i - s t a t e  l o g i c  switches which separate address 
and data funct ions,  whi l e  ma in ta in ing  s i  gnal i n t e g r i t y  which was degraded 
as a r e s u l t  o f  the microprocessor i n t e r f a c e ,  and 2)  a master c lock  which 
es tab l i shes  t i m i n g  and synchron iza t ion  f o r  t h e  c o n t r o l l e r  and a l l  
assoc iated c i r c u i t r y .  O r i g i n a l l y ,  t h i s  c lock  was loca ted  on t h e  
microprocessor /buf fer  stage and was found t o  c rea te  cross t a l k  and g l i t c h e s  
which coupled t o  ad jacent  c o n t r o l  and data l i n e s .  
The h e a r t  of t h e  bubble dev ice c o n t r o l l e r  i s  an i n t e g r a t e d  c i r c u i t  
per forming a l l  the tasks sent from t h e  microprocessor c o n t r o l  system as 
shown p rev ious l y  i n  F ig .  13. I n  t h e  memory c o n t r o l  app l i ca t i on ,  t h e  BDC i s  
run a t  a c lock  r a t e  o f  4 Megahertz. The inpu t /ou tpu t  s igna ls  (commands, 
data, s t a t u s )  share commonality on t h e  BDC l i n e s  DO-D7 by microprocessor 
mu l t i p lex ing .  The remaining func t ions  ( w r i t e ,  read, INTR, etc . )  a r e  
i n d i v i d u a l  l i n e s  as shown i n  t h e  c i r c u i t  diagram o f  F ig .  26. 
The f i n a l  c i r c u i t  on t h e  board i s  a power d e t e c t i o n  c i r c u i t r y  as shown 
i n  F ig .  27. 
t r a n s f e r  i n  a 
i n  t h e  center  
read command 
h i s  i s  needed t o  preserve t h e  data s torage i n t e g r i t y .  Data 
bubble memory system requ i res  t h e  memory c h i p  t o  be loca ted  
o f  two orthogonal  r o t a t i n g  magnetic f i e l d s .  When a w r i t e /  
s i n i t i a t e d  severa l  events occur s imul taneously .  The 
c o n t r o l l e r  generates t 
rep1 i ca te  and t r a n s f e r  
t r a c k  l oca t i ons .  When 
code data accord ing ly .  
d r i ve rs ,  and 
t h e  s torage 
a c t i v a t e d  t o  
mainta ined i f  
t h e  data i s  t o  be preserved. 
p o s i t i o n  t o  t h e  next occurs by r o t a t i n g  two magnetic f i e l d s  p e r i o d i c a l l y .  
Each movement o f  t h e  data f rom one t r a c k  
ming phases f o r  t h e  magnetic f i e l d  c o i  
f unc t i ons  which guide t h e  bubble a long 
i n  a w r i t e ,  up t o  e i g h t  generators a re  
I n  a1 1 cases, synchron iza t ion  must be 
58 
I n  t h e  case o f  a w r i t e  funct ion,  a bubble i s  generated whenever t h e  w r i t e  
generator i s  a c t i v a t e d  a t  a p r e c i s e  t ime f o r  each f i e l d  r o t a t i o n .  
read func t i on ,  a p rec i se  t i m e  i s  selected whereby t h e  magnetic f i e l d  of t he  
bubble i s  detected e l e c t r i c a l l y  f o r  data r e t r i e v a l .  I n  both read/wr i te ,  
t h e  f i e l d  c o i l s  cannot be turned o f f  be fo re  reaching a designated stop 
p o s i t i o n .  
accu ra te l y  r e t r i e v a b l e .  
w i t h  power f a i l u r e  w h i l e  f i e l d s  a re  r o t a t i n g .  
power i s  app l i ed  (+12, +5 v o l t s )  t o  t h e  memory c o n t r o l l e r  ch ip  and t h e  
power f a i l  c i r c u i t r y  which i s  in terspersed between t h e  BDCB and i n d i v i d u a l  
S U ' s .  The power f a i l  de tec to r  i n i t i a t e s  c o n t r o l  o f  t h e  a c t i v e  c h i p  t o  
i n s u r e  t h a t  no f i e l d  r o t a t i o n s  occur w i t h o u t  s p e c i f i c  i n s t r u c t i o n s  a p p l i e d  
t o  the  memory storage pe r iphe ra l s .  If, d u r i n g  a w r i t e / r e a d  opera t i on  where 
the  f i e l d s  are r o t a t i n g ,  a power f a i l u r e  should occur, t he  de tec to r  
responds accord ing ly ,  it sends anon-maskable i n t e r r u p t  t o  t h e  c o n t r o l l e r  
which responds immediately by removing i t s  c u r r e n t  ope ra t i ng  i n s t r u c t i o n ,  
bu t  a l l ows  t i m i n g  s i g n a l s  t o  continue u n t i l  both f i e l d s  have reached the  
designated stop p o s i t i o n s .  When t h i s  occurs, t h e  c o n t r o l l e r  removes a l l  
l o g i c  f u n c t i o n s  and powers down i n  an o r d e r l y  manner. 
F o r  t h e  
I f  tu rned  o f f  t o o  soon, the bubble data i s  scrambled and i s  n o t  
A power f a i  1 de tec to r  reduces t h e  r i s k  associated 
To operate the  card cage, 
I s o l a t i o n  Bu f fe r  Board 
A schematic o f  t h e  I s o l a t i o n  B u f f e r  Board (IBB) i s  shown i n  Fig. 28a 
and a photograph o f  t h e  actual  board i s  shown i n  28b. 
board i s  t o  i s o l a t e  each memory board from t h e  o t h e r  memory boards t h a t  are 
connected t o  t h e  bus. 
The purpose o f  t h i s  
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through t o  t h e  se lec ted  board, p r o t e c t i n g  t h e  o the r  boards f rom r e c e i v i n g  
any spur ious  s i g n a l  a c t i v i t y  t h a t  may be present  on t h e  bus. 
keeps t h e  memory boards from generat ing any spur ious a c t i v i t y  t h a t  cou ld  
i n t e r f e r e  w i t h  t h e  func t i on ing  of the se lec ted  memory segment. 
The IBB a lso  
Memory Storage U n i t  
Movement o f  data t o  and from a memory s i t e  a t  b i t  ra tes  t h a t  can 
exceed one megab t per second, wh i l e  employing a s e r i a l  f l ow  type o f  dev ice 
t h a t  i s  r e l a t i v e l y  slow i n  accept ing t h e  data, requ i res  a number of these 
devices t o  be conf igured  i n  a p a r a l l e l  f l o w  operat ion.  Each s torage u n i t  
(1 megabit)  accommodates one b i t  of each data by te  t o  achieve t h i s  
process. E i g h t  memory storage boards, p rev ious l y  shown i n  F ig .  14, are  
strapped, together  by a common bus r a i l  (backplane o f  card  cage) t h a t  i s  
common w i t h  an a c t i v e  c o n t r o l l e r  (BDC) capable o f  d r i v i n g  a l l  u n i t s  
s imul taneously .  
The bubble memory c h i p  and i t s  f i e l d  c o i l  frame embodiment are l oca ted  
a t  t h e  approximate center  sec t i on  of  each p r i n t e d  c i r c u i t  card. 
p r i n t e d  c i r c u i t  card  has same phys ica l  dimensions as p rev ious l y  descr ibed 
i n  t h e  memory c o n t r o l l e r  sect ion.  A l l  boards have i d e n t i c a l  e l e c t r i c a l  
components and p r i n t e d  w i r e  f a b r i c a t i o n  techniques. 
schematic and a photograph, respec t ive ly ,  o f  a memory s torage board. 
The 
F ig.  29 and 30 show a 
One of the  major concerns i n  board l ayou t  i s  t h e  noise associated w i t h  
magnetic f i e l d  r o t a t i o n s .  I n  convent ional  bubble domain de tec t i on  methods, 
minute data s igna ls  are r e t r i e v e d  from a composite envelope con ta in ing  many 
no ise  in te r fe rences .  
(d$/dT) , and magnetores is tor  imbalance. Faraday p ickup i s  p r o p o r t i o n a l  t o  




frequency and i n t e n s i t y  of t he  f i e l d  r o t a t i o n ,  and a l s o  t h e  l o c a t i o n  and 
o r i e n t a t i o n  o f  s ignal  leads w i t h i n  the f i e l d .  
pickup, t h e  sense c i r c u i t r y  i s  l oca ted  some d i s tance  (see f i g .  31a and 31b) 
f rom t h e  f i e l d  c o i l  frame, and i s  completely surrounded w i t h  a Faraday 
s h i e l d  (ground plane) t h a t  i s  re ferenced t o  t h e  power supply ground 
separate o f  c o i l  currents .  
and t h e  l ead  leng th  i s  h e l d  t o  a minimum value. 
t r a n s i e n t  noises are balanced as opposed t o  unbalanced (where t h e  common 
r e j e c t i o n  o f  t h e  sense de tec to r  does not  p rov ide  adequate d i s c r i m i n a t i o n ) .  
When t h e  magnetic f i e l d s  are ro ta ted ,  b i p o l a r  ( a c t i v e )  switches 
To minimize t h e  no ise  
The sense l i n e s  a re  balanced b r i d g e  r e s i s t o r s  
This  i nsu res  t h a t  
p e r i o d i c a l l y  t u r n  o n / o f f  f o r  each h a l f  cyc le  o f  operat ion.  
a step f u n c t i o n  ( d i / d t )  f o l l owed  by an i n d u c t i v e  r i n g i n g  o f  power supply /  
ground r a i l s .  
and the  de tec to r  c i r c u i t r y  have separate power r a i  1s. 
This  generates 
To i n s u r e  adequate i s o l a t i o n ,  both t h e  f i e l d  c o i l  c i r c u i t r y  
I 66 
Power Strobe C i  r c u i t r y  
I n  many e l e c t r o n i c  systems, i t  i s  necessary t o  operate w i t h i n  a 
minimum power cons t ra in t .  
t h e  power a v a i l a b l e  i s  l i m i t e d  and a c losed o r  encapsulated u n i t  where heat 
d i s s i p a t i o n  i s  a concern. Often, i t  i s  poss ib le  t o  take  advantage o f  t h e  
f a c t  t h a t  o n l y  a smal l  f r a c t i o n  o f  t h e  e l e c t r o n i c  c i r c u i t  i s  performing a 
u s e f u l  f u n c t i o n  a t  any given i n s t a n t .  I n  t h i s  case, power i s  app l i ed  on ly  
t o  the  p a r t  of the c i r c u i t  needed a t  t h a t  i n s t a n t .  Th is  can be 
accomplished i n  a s t r a i g h t f o r w a r d  manner by us ing  a c t i v e  t r a n s i s t o r  
switches i n  t h e  i n d i v i d u a l  vo l tage l i n e s .  This  approach i s  l i m i t e d  s ince  
Two examples are spacecraf t  e l e c t r o n i c s  where 
t h e  VCE s a t u r a t i o n  res i s tance  o f  t h e  t r a n s i s t o r  a c t s  as a s e r i e s  
r e s i s t a n c e  i n  the power l i n e s  and degrades t h e  vo l tage regu la t i on .  
\ 
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An a1 t e r n a t e  approach which w i  11 mai n t a i  n p r e c i s i o n  vol tages under 
va ry ing  loads ( t y p i c a l l y  .l% f o r  load r e g u l a t i o n )  i s  t h e  use o f  a vo l tage 
r e g u l a t o r  t h a t  can be t u rned  on and o f f  under l o g i c  c o n t r o l .  I f  one 
employs a t h r e e  te rm ina l  ad jus tab le  type ( r e f .  16), t h e  regu la ted  ou tpu t  
Vo i s  determined by two r e s i s t o r s ,  R 1  and R2,  as shown i n  F ig .  32. 
A vo l tage reference of +1.25 v (Vre f )  i s  es tab l i shed  between t h e  
ou tpu t  s ide  and t h e  a d j u s t  te rmina l .  The re ference i s  impressed across R 1  
and s ince  a constant  11 then f lows through R2 t h e  ou tpu t  i s  determined 
bY 
I a d j  i s  t y p i c a l l y  100 A and represents a small  e r r o r  te rm fo r  vary ing  l i n e  
vo l tages and load changes. 
I f  a negat ive p o t e n t i a l  (-1.25 v )  i s  app l i ed  through a se lec ted  
r e s i s t o r  t o  t h e  a d j u s t  t e rm ina l ,  t h e  r e g u l a t o r  w i l l  t u r n  o f f .  
power s t rob ing ,  t he  negat ive p o t e n t i a l  can be c o n t r o l l e d  w i t h  an NPN source 
t r a n s i s t o r ,  pnp b ias  swi tch  and an open c o l l e c t o r  l o g i c  i n v e r t e r  as shown 
i n  F ig .  33. 
To prov ide  
A t y p i c a l  a p p l i c a t i o n  f o r  t h i s  c i r c u i t  would be t h e  p a r t i t i o n i n g  
r e q u i r e d  i n  a bubble domain memory storage system. 
requ i res  two vo l tage leve ls ,  namely +5 v o l t s  +5% w i t h  c u r r e n t  demand f rom 0 
t o  2 amps and +12 v o l t s  +5% w i t h  cu r ren t  demand from 0 t o  3.5 amps. 
F i g u r e  34 shows t h e  f i n a l  c i r c u i t r y  us ing low power Schottky TTL as l o g i c  
c o n t r o l .  To i n i t i a l i z e  each p a r t i t i o n i n g ,  a "power-on" pu l se  developed 
from a f i e l d  e f f e c t  t r a n s i s t o r  and c a p a c i t o r - r e s i s t o r  network, insures  each 
f l i p - f l o p  i s  p roper l y  i n i t i a l i z e d .  Whenever a l o g i c  c lock  a c t i v a t e s  t h e  
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f l i p - f l o p ,  t u r n  on tirne i s  t y p i c a l l y  <lo sec. A l o g i c  low t o  t h e  f l i p -  
f l o p ' s  c l e a r  te rm ina l  w i l l  t u r n  of f  the  regu la to r .  The t u r n  of f  t i m e  
va r ies  accord ing t o  t h e  capaci tance connected across Vou t .  A photograph o f  
t h e  ac tua l  p ro to type board i s  shown i n  F ig .  35. 
Fas t  I n i  t i  a1 i z a t i o n  
What It I s  and Why It I s  Needed 
Cons idera t ion  of power min imiza t ion  i n  h igh  capac i ty  bubble memory 
systems necess i ta tes  t h e  a c t i v a t i o n  o f  o n l y  t h e  des i red  p o r t i o n s  o f  t h e  
memory. Power s t r o b i n g  of a r b i t r a r y  memory segments, f o r  t h e  conserva t ion  
o f  a v a i l a b l e  energy resources, requ i res  a c a p a b i l i t y  o f  f a s t  turn-on. 
Bubble dev ice a r c h i t e c t u r e s ,  which prov ide a redundant loop coding, l i m i t  
t h e  i n i t i a l i z a t i o n  speed. 
i n i t i a l i z e d  t o  code t h e  redundant loop in fo rmat ion  of t h e  se lec ted  bubble 
dev ices i n t o  t h e  BDC. 
Each t i m e  a module i s  turned on i t  must he 
The f u n c t i o n a l  o rgan iza t i on  of a l l  bubble devices a v a i l a b l e  commer- 
c i a l l y  today i s  a major t rack /minor  loop a r c h i t e c t u r e  s i m i l a r  t o  t h a t  shown 
i n  f i g u r e  36 ( r e f .  10). This a r c h i t e c t u r e  i s  des i rab le  because i t  prov ides  
a s h o r t e r  access t ime than the  prev ious s e r i a l  designs and improves manu- 
f a c t u r i n g  y i e l d s  i n  h igh  dens i ty  devices. Each minor loop i s  f o r  t h e  
s to rage o f  data, w h i l e  t h e  major t racks  p rov ide  t h e  i n p u t  and ou tpu t  
c i r c u i t r y .  Up t o  15% o f  these loops are  redundant t o  a l l ow  f o r  p rocess ing  
de fec ts .  The l o c a t i o n  o f  t h e  defects w i l l  vary f rom device t o  device, bu t  
p o s t - f a b r i c a t i o n  t e s t i n g  can determine which loops are  a v a i l a b l e  f o r  use. 
The code used t o  i d e n t i f y  t h e  good loops i s  c u r r e n t l y  s to red  i n  a 
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separate ly  access ib le  boot loop on t h e  device. 
commerci a1 l y  avai 1 ab le bubble devices requ i res  t h e  readout of t h e  e n t i  r e  
boot loop t o  a r e g i s t e r  i n  t h e  c o n t r o l  c i r c u i t r y .  
t h i s  opera t ion  i s  determined by t h e  r o t a t i o n  t i m e  of t h e  f i e l d  c o i l s  and 
t h e  l eng th  o f  the minor loop. 
I n i t i a l i z a t i o n  o f  most 
The t i m e  requ i red  for 
The achievement o f  h igher  memory data r a t e s  requ i res  t h e  para1 l e l i n g  
o f  t he  bubble devices. Table 4 shows t h e  number o f  devices requ i red  t o  
produce a des i red average use fu l  data r a t e  and t h e  i n i t i a l i z a t i o n  t imes 
needed f o r  each c o n f i g u r a t i o n  us ing  t h e  I n t e l  1 M b i t  bubble device. 
i n i t i a l i z a t i o n  times a re  s i m i l a r  f o r  o ther  manufacturers '  devices. The 
a r c h i t e c t u r e  o f  the BDC d i c t a t e s  t h a t  each bubble dev ice be i n i t i a l i z e d  i n  
ser ies,  even though the  devices can operate i n  p a r a l l e l .  
z a t i o n  t ime requ i red  f o r  a 1 megabit data r a t e  i s  on t h e  order  of 2 
seconds, which i s  a very h igh  t ime  p r i c e  t o  pay every t i m e  a dev ice needs 
t o  be accessed. It i s  m r e  des i rab le  t o  get t h e  i n i t i a l i z a t i o n  t ime down 
i n t o  t h e  m i l l i s e c o n d  o r  microsecond range so t h a t  a memory segment can be 
accessed q u i c k l y  t o  accommodate compl icated miss ion  scenar ios.  
i n i t i a l i z a t i o n  scheme cou ld  l i m i t  t h e  a p p l i c a b i l i t y  o f  bubbles i n  space- 
c r a f t  t o  re1 a t i  ve ly  slow-access reco rd i  ng s i t u a t i o n s .  Since t h e  present 
i n i t i a l i z a t i o n  scheme i s  dependent on the  i n t e r n a l  a r c h i t e c t u r e  of t h e  
device,  t h e  boot loop data must be s to red  e x t e r n a l l y  i n  o rder  t o  p rov ide  a 
f a s t e r  i n i t i a l i z a t i o n .  
The 
The i n i t i a l i -  
Th i s  normal 
Table 4. I n i t i a l i z a t i o n  Times 
AVERAGE 
# OF DEVICES DATA RATE I I r- ?:--- 1 ;8kb/sF 544 kb/s lmyO<q 640 ms 1280 ms 
1088 kb/s 1280 ms 2560 ms 
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S p e c i f i c  Implementation *' 
An a l t e r n a t e  i n i t i a l i z a t i o n  technique us ing  an EPROM f o r  a smal l  
amount o f  e x t e r n a l  storage has been demonstrated ( r e f .  10). The 
implementat ion descr ibed i n  t h i s  paper u t i l i z e s  an EEPROM as t h e  external  
s torage medium f o r  t he  boot loop code. An EEPROM i s  chosen because i t  
prov ides a h igh  degree of RAM-like f l e x i b i l i t y ,  w h i l e  r e t a i n i n g  t h e  
n o n - v o l a t i l i t y  of t h e  ROM. 
c a p a b i l i t y ,  no t  a v a i l a b l e  i n  t h e  EPROM, makes t h i s  implementat ion more 
e a s i l y  adaptable t o  memory board replacements and f u t u r e  system 
m o d i f i c a t i o n s .  The actual  process o f  Fast  I n i t i a l i z a t i o n  i s  s i m i l a r  t o  t h e  
methodology o u t l i n e d  i n  the  a p p l i c a t i o n  u s i n g  EPROM. For an exp lana t ion  of  
t h e  a c t u a l  hardware used t o  implement t h e  ex te rna l  storage of  t h e  boot loop 
in fo rma t ion  i n  t h e  EEPROM, see the  previous s e c t i o n  e n t i t l e d  "EEPROM 
C o n t r o l l e r  Board." 
The added feature of an in-system r e w r i t e  
SOFTWARE INTERFACE 
The software i n t e r f a c e  requ i red  t o  c o n t r o l  t h e  Memory Module and 
i n t e r f a c e  w i t h  t h e  user c o n s i s t s  of command execut ion,  data t r a n s f e r  (DMA),  
and EEPROM c o n t r o l  software. Command execut ion software i s  responsib le  f o r  
t he  implementat ion of t h e  bubble device c o n t r o l l e r  commands. 
e n t a i l s  t he  issuance of t he  command t o  t h e  bubble device c o n t r o l l e r ,  
v e r i f i c a t i o n  of command acceptance, and determinat ion o f  command success o r  
f a i l u r e .  The data t r a n s f e r  software handles t h e  t ransference o f  raw data 
between t h e  user and t h e  memory storage devices, and i n t e r n a l  system data 
This process 
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between var ious system components. 
prov ides t h e  f l e x i  b i  li ty o f  a1 l ow ing  t h e  DMA t o  occur under program 
c o n t r o l .  
EEPROM c o n t r o l  c i r c u i t r y  and t o  e f f i c i e n t l y  r e a d / w r i t e  data f rom/ to  t h e  
€EPROM. 
d r i v e  t h e  memory module system. Th is  paper presents  a d i scuss ion  o f  a 
d r i v e r  design implemenation f o r  p o l l e d  command execut ion and DMA da ta  
t r a n s f e r .  
Use of t h e  programmable DMA c o n t r o l l e r  
Contro l  sof tware f o r  t h e  EEPROM i s  necessary t o  i n i t i a l i z e  t h e  
F ig.  37 shows t h e  var ious o p e r a t i n g  modes t h a t  a r e  a v a i l a b l e  t o  
Command Execut ion 
Command execut ion can be separated i n t o  two d i s t i n c t  phases: a 
command phase and a r e s u l t  phase. 
sof tware d r i v e r  handles t h e  l oad ing  o f  t h e  parametr ic  r e g i s t e r s  i n  t h e  
BDC, issues t h e  requested command, and v e r i f i e s  t h e  acceptance of t h e  
command by t h e  BDC. 
success o r  f a i l u r e  o f  t h e  command. An assessment o f  t h e  success o r  f a i l u r e  
o f  an issued command i s  ascer ta ined by p o l l i n g  t h e  BDC's s t a t u s  r e g i s t e r ,  
t o  v e r i f y  t h e  appropr ia te b i t  assignments shown i n  Table 5, when t h e  system 
i s  be ing operated i n  t h e  p o l l e d  command execut ion mode. 
assoc iated w i t h  command execut ion a re  Busy, Op complete, and Op f a i l .  
A d d i t i o n a l  b i t s  i n  the  s ta tus  r e g i s t e r  ( t i m i n g  e r r o r ,  p a r i t y  e r r o r )  may 
a l s o  be set ,  i n  the case o f  an Op f a i l ,  as an i n d i c a t i o n  o f  t h e  na tu re  of 
t h e  f a i l u r e .  
It i s  d u r i n g  t h e  command phase t h a t  t h e  
Dur ing  t h e  r e s u l t  phase, t h e  d r i v e r  determines t h e  
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P a r i t y  E r r o r  
Uncorrectable E r r o r  
Cor rec tdb le  E r r o r  
Timing E r r o r  
Op F a i l  
Op Complete 
Busy 
.__ ____-I -- 
P o l l e d  mode execut ion o f  commands c o n s i s t s  o f  i s s u i n g  t h e  command and 
c o n t i n u a l l y  p o l l i n g  t h e  s t a t u s  r e g i s t e r  i n  t h e  BDC t o  access when t h e  
opera t i on  has been completed and whether o r  no t  i t  was successful.  Before 
a command can be sent t o  t h e  BDC, t h e  busy b i t  must be c l e a r .  Acceptance 
and i n s t i g a t i o n  o f  a command i s  i n d i c a t e d  by t h e  busy b i t  being set.  The 
busy b i t  w i l l  cont inue t o  be s e t  as l ong  as t h e  command i s  being executed. 
Data t r a n s f e r  operat ions w i l l  cause a c t i v i t y  on t h e  F I F O  Ready b i t  
throughout t h e  execut ion o f  t h e  command. 
i n d i c a t e d  by the c l e a r i n g  o f  t h e  busy b i t .  
t h e  command w i l l  r e s u l t  i n  an Op F a i l ,  w i t h  a p o s s i b l e  i n d i c a t i o n  of t h e  
reason f o r  t h e  f a i l u r e .  Successful complet ion o f  t h e  command w i l l  be 
i n d i c a t e d  by the s e t t i n g  o f  t h e  Op Complete b i t  i n  t h e  s t a t u s  r e g i s t e r .  
Whether t h e  command was completed s u c c e s s f u l l y  o r  not,  t h e  busy b i t  i s  now 
c l e a r  and t h e  BDC i s  ready t o  accept another command. 
Terminat ion of t h e  command i s  
An unsuccessful  complet ion of 
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s t r u c t u r e  diagram f o r  t h e  p o l l e d  command execut ion rou t i ne .  Examples of 
non-data t r a n s f e r  command operat ions a r e  abort ,  normal i n i t i a l i z a t i o n ,  
purge, and FIFO reset.  
Data Transfer  _--___ 
The bas ic  operat ion o f  t h e  BDC i s  t h e  same regard less of which data 
t r a n s f e r  mode i s  used (po l l ed ,  i n t e r r u p t ,  DMA). Pages of data a re  t r a n s -  
f e r r e d  t o / f r o m  the bubble device cont inuously  u n t i l  t h e  page count i n  t h e  
( re f .  11) i s  s a t i s f i e d .  Dur ing  t h e  r e a d / w r i t e  Regis ter  Block Length 
process i n  e 
w i t h  t h e  BDC 
t h e r  po l  ed o r  i n t e r r u p t  modes, t h e  hos t  processor keeps up 
by c o n t i n u a l l y  e m p t y i n g / f i l l i n g  t h e  BDC FIFO u n t i l  a l l  o f  t h e  
data have been t ransmi t ted.  However, ope ra t i on  o f  t h e  data t r a n s f e r  
process i n  DMA mode frees t h e  host processor f rom having t o  p a r t i c i p a t e  i n  
t h e  ac tua l  t r a n s f e r  of data. This implementat ion uses t h e  programable DMA 
c o n t r o l l e r  and a b i p o l a r  microcomputer bus c o n t r o l l e r  t o  c o n t r o l  t h e  data 
t r a n s f e r  process (see f i g .  19) .  
processor w i t h  the actual  data t r a n s f e r  ope ra t i on  g r e a t l y  decreases t h e  
software overhead of t h e  system. 
C o n t r o l l e r  must be i n i t i a l i z e d  t o  perform the  requested opera t i on  (read/ 
w r i t e  bubble memory, r e a d / w r i t e  FIFO). Fig.  39 shows a f l o w  c h a r t  of t h e  
DMA hardware i n i t i a l i z a t i o n  r o u t i n e .  Reference 14  prov ides f u r t h e r  
i n fo rma t ion  about the  programming requirements o f  t h e  DMA C o n t r o l l e r .  
E l i m i n a t i o n  of t h e  involvement of t he  host  
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EEPROM Cont ro l  Software -___ 
The c o n t r o l  sof tware f o r  t h e  EEPROM handles t h e  implementat ion o f  
read /wr i t e  commands f o r  t h e  t ransference of data f rom/to t h e  EEPROM 
device. An EEPROM read w i l l  be implemented t o  o b t a i n  t h e  boot loop data 
du r ing  t h e  f a s t  i n i t i a l  z a t i o n  o f  t h e  bubble dev ice c o n t r o l l e r .  
t h e  EEPROM device i s  no d i f f e r e n t  than reading f rom any o t h e r  area o f  
memory w i t h i n  the s i n g l e  board computer system s ince  t h e  EEPROM dev ice was 
s imply  assigned t o  o f f -boa rd  address space. Hence, t h e  so f tware  needed t o  
implement an EEPROM read s imply  cons is t s  of an assembly language command t o  
s h i f t  data f rom one area o f  memory t o  another. The c o n t r o l  so f tware  f o r  
t h e  EEPROM a l so  handles t h e  necessary wr i t e /e rase  c y c l e  t im ing .  It w i l l  
on l y  be necessary t o  w r i t e  t o  t h e  EEPROM dev ice when a new bubble s torage 
u n i t  i s  added t o  t h e  memory module system. A w r i t e /e rase  cyc le  i s  composed 
of sending address/data i n fo rma t ion  t o  t h e  p o r t s  and i n s t r u c t i n g  t h e  EEPROM 
t i m e r  t o  t ime  out f o r  t h e  f u l l  10 ms t h a t  i s  necessary f o r  t h e  s t a b l e  
complet ion of the wr i t e /e rase  cyc le.  
t h e  s i t u a t i o n  o f  an i l l e g a l  i n fo rma t ion  request  t o  t h e  EEPROM d u r i n g  t h e  
wr i t e /e rase  cyc le through an i l l e g a l  access i n t e r r u p t  s t ruc tu re .  
Compl e t i  on o f  the w r i  te /e rase  cyc le  i s  i n d i c a t e d  t o  t h e  microprocessor v i  a 
an i n t e r r u p t  a f t e r  t h e  EEPROM i s  i n s t a t e d  t o  t h e  read mode. 
Reading 
The w r i  te /e rase  r o u t i n e  a l so  prevents  
C ONCLU S I ON 
A f unc t i ona l  o rgan iza t i on  of a bubble memory module has been 
devel oped. The system a r c h i t e c t u r e  prov ides simultaneous opera t ion  of 
bubble devices t o  a t t a i n  h igh  da ta  rates.  Banks o f  bubble devices are 
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accessed by a given bubble c o n t r o l l e r  t o  minimize c o n t r o l l e r  pa r t s .  A 
power s t r o b i n g  technique i s  discussed which c o u l d  minimize t h e  average 
system power d i s s i p a t i o n .  A f a s t  i n i t i a l i z a t i o n  method us ing  EEPROM 
devices promotes fas t  access. 
assoc iated memory system concept are p a r t i c u l a r l y  a p p l i c a b l e  t o  onboard 
spacec ra f t  use because of techniques i nco rpo ra ted  f o r  power s t r o b i n g  and 
f a s t  access t o  a r b i t r a r y  data. 
t h e  memory module were evaluated. 
techniques were demonstrated. 
concepts and techniques of t h i s  work c o u l d  now be developed f o r  
appl i ca t ion .  
The bubble memory module design and t h e  
Por t ions of an exper imental  embodiment o f  
The power s t robe  and f a s t  i n i t i a l i z a t i o n  
F l i g h t  memory systems which i n c o r p o r a t e  t h e  
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BUBBLE MEMORY TEST STATION 
BUBBLE MEMORY TEST STATION 
The bubble memory t e s t  s t a t i o n  i s  con f igured  as shown i n  F igu re  A-1. 
The t e s t e r  i s  a commerci a1 l y  avai  1 able 32-bi t computer system. 
p e r t i n e n t  t o  opera t ion  were t h e  opera to r ' s  console o r  CRT, d i sc  d r i ve ,  
papertape reader, 1 i n e  p r i n t e r ,  and an 8 - l i n e  communications m u l t i p l e x e r .  
The communication m u l t i p l e x e r  i s  used t o  i n t e r f a c e  t h e  memory system under 
t e s t  w i t h  t h e  computer system. 
Per iphera ls  
F igure  A-2 shows t h e  func t iona l  b lock  
diagram o f  t h e  mu l t i p lexe r .  
i n t e r f a c e d  v i a  t h e  mu l t i p lexe r .  
A maximum o f  8 memory systems can be 
The system conforms t o  t h e  RS 232C 
i n t e r f a c e  and can be programmed f o r  a v a r i e t y  o f  baud ra tes  and charac ter  
formats.  
a re  b i t  s e r i a l  a t  a baud r a t e  se lected under program c o n t r o l .  
Data t rans fe rs  between t h e  systems under t e s t  and t h e  m u l t i p l e x e r  
The 
m u l t i p l e x e r  conta ins  c i r c u i t s  t o  generate and de tec t  t h e  c o n t r o l  s i g n a l s  
r e q u i r e d  t o  se t  up, take  down, supervise t h e  data communications channel, 
and p rov ide  proper s t a t u s  and i n t e r r u p t  in fo rmat ion  t o  t h e  processor. 
m u l t i p l e x e r  inc ludes  8 u n i v e r s a l  asynchronous r e c e i v e r / t r a n s m i t t e r  (UART) 
The 
devices.  
accepts data from t h e  baud r a t e  generator and s e r i a l i z e s  the  data t o  t h e  RS 
232C d r i v e r  and on t o  t h e  memory system. To rece ive  data, t h e  UART accepts 
data from t h e  memory system v i a  the  RS 232C rece iver ,  d e s e r i a l i z e s  t h e  
data, and sends i t  t o  the  processor. 
To t ransmi t  data t o  the  memory system under t e s t ,  t h e  UART 
The t e s t  s t a t i o n  opera t iona l  sof tware i s  a machine-language program 
prov ided by t h e  manufacturer c a l  l e d  "BMMTEST" ( r e f .  A-1). Th is  sof tware 
enables the  system opera tor  t o  t e s t  memory systems on t h e  m u l t i p l e x e r  bus. 
This  program prov ides a s e t  o f  rou t ines  t h a t  a l lows a v a r i e t y  of func t ions  
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r o u t i n e  i s  designated by a mnemonic which, when combined w i t h  t h e  proper 
parameter, provides the  operator  w i t h  t h e  c a p a b i l i t y  of s p e c i f y i n g  a wide 
v a r i e t y  o f  t e s t i n g  procedures. 
r o u t i n e s  and requi  r e d  parameter (see r e f .  A - 1 )  
For a complete l i s t i n g  of t h e  mnemonics, 
Tes t i ng  o f  the memory systems can begin a f t e r  t h e  program "BMMTEST" 
becomes operat ional  i n  t h e  system ( r e f .  A-2). 
i n  the  f l o w  diagram o f  F igu re  A - 3 .  
no a c t i o n  occurs u n t i l  r o u t i n e s  are c a l l e d  by i n p u t t i n g  t h e  proper mnemonic 
code. The mnemonics can be entered from e i t h e r  t h e  o p e r a t o r ' s  console o r  
f rom a f i l e  t h a t  has been s to red  on mag tape o r  d i s c  d r i v e .  A s  each 
mnemonic i s  read, i t  i s  t e s t e d  f o r  v a l i d i t y ;  i f  v a l i d ,  t h e  mnemonic i s  
decoded. The decode process t r a n s l a t e s  t h e  mnemonic and parameter, i f  
app l i cab le ,  i n t o  machine language and runs t h e  associated rou t i ne .  This  
process continues, one mnemonic a t  a t ime, u n t i l  e i t h e r  a s top o r  an 
i n v a l i d  code i s  read. When stop o r  i n v a l i d  code i s  read, t h e  BMMTEST i s  
a u t o m a t i c a l l y  cancel led and t h e  processor i s  re tu rned  t o  i t s  normal 
ope ra t i ona l  s t a t e  ( r e f .  A - 2 ) ,  t h e  BMMTEST program must be reloaded i n  order  
f o r  t e s t i n g  t o  continue. 
System opera t i on  i s  dep ic ted  
A f t e r  t he  program becomes opera t i ona l ,  
F i g u r e  A - 4  i s  an example of a mnemonic f i l e  t h a t  was used t o  t e s t  o r  
program a memory system. The f i l e  l a b e l e d  TESTA.CMD, was set  up t o  perform 
one w r i t e ,  one read, and record e r r o r s .  F i g u r e  A-5a i s  t h e  f low diagram o f  
TESTA.CMD. 
enab l i ng  t h e  appropr ia te i n t e r r u p t s  ( r e f .  A - 3 ) .  The byte e r r o r  counter,  
counter  O(CTRO), i s  c lea red  and the  read and w r i t e  b u f f e r s ,  (RBUF, WBUF), 
This  procedure begins by i n i t i a l i z i n g  t h e  processor and 
a re  s e t  up t o  an a r b i t r a r y  s i z e  o f  256 bytes.  These b u f f e r s  can range from 
8 bytes t o  2K bytes. The data p a t t e r n  i s  then se t  up w i t h  an e i g h t  b y t e  
hexadecimal p a t t e r n  t h a t  w i l l  be w r i t t e n  t o  and read from t h e  system under 
A -4 
1 
BMMTEST LOAD I START 
I 
SELECT MNEMONIC 






STOP DECODE MNEMONIC 
b 
A- 5 
u n  
%a g 
21 8" I 
I 
L L  
TESTA. CMD 
ENABLE INTERRUPTS 1 
COUNTER (CTR g) 
SET UP READ/WRITE 
BUFFER 








DISPLAY DATA MATRIX 
~~ ~~~ 
(-) 
FIGURE A-5a. TESTA.CMD MAIN PROGRAM 
A- 7 
t e s t .  The e r r o r  t a b l e  i s  c lea red  (IERT). The MATRIX mnemonic causes a 
data m a t r i x  t o  be l i s t e d  t o  t h e  l i n e  p r i n t e r  as shown i n  F i g u r e  A-6 p a r t  
A. Next, t h e  a subprogram, TESTL, F igu re  A-4, s teps 14-43, i s  run, 
producing t h e  read /wr i t e  and e r r o r  c a l c u l a t i o n s .  
o f  subprograms which t h e  operator  can spec i f y .  F i n a l l y ,  t h e  e r r o r  
c a l c u l a t i o n s  are made and l i s t e d  t o  t h e  p r i n t e r  as shown i n  F i g u r e  A-6, 
p a r t  B. 
T E S T l  i s  one o f  a number 
F i g u r e  A-5b i s  a f l o w  diagram of subprogram TEST1. The subprogram 
begins by s e t t i n g  up four counters. 
loop counter.  
(CTR8) i s  f o r  t h e  TESTl sequence loop. 
Counter 2 (CTR2) i s  t he  read sequence 
Counter 4 (CTR4) i s  f o r  t h e  w r i t e  sequence. Counter 8 
Counter 1 (CTR1) i s  used as a r e a d / w r i t e  sequence f l a g  where 1 = a 
w r i t e  sequence and 0 = a read sequence. For  t h i s  program, each counter  i s  
i n i t i a l l y  s e t  t o  1 ( i .e.  VCTR 2 , l ) .  The next s t e p  (TCTR1 < 1, 12) d i r e c t s  
t h e  program t o  a w r i t e  operat ion.  
sequence loop  counter wi th  t h e  mnemonic SCTR4. 
sequence, t h e  w r i t e  b u f f e r  i s  f i l l e d  w i t h  t h e  data p a t t e r n  and then sent t o  
t h e  memory system under t e s t .  Counter 4 i s  t e s t e d  (TCT R4 > D, 6), i f  
g rea te r  than 0 the w r i t e  sequence i s  repeated, i f  not,  C T R l  i s  s e t  t o  0. 
The READ mnemonic i n i t i a l i z e s  the  read sequence. The RBUF i s  f i l l e d  w i t h  
data r e c e i v i n g  the data which had p r e v i o u s l y  been w r i t t e n  on the  system 
under t e s t .  CMP WBUF, RBUF compares the  read and w r i t e  b u f f e r s  f o r  
e r r o r s .  E r r o r s ,  i f  any, are recorded and a l i s t i n g  i s  output  t o  the  
p r i n t e r  as shown i n  F igu re  A-6, p a r t  B. 
A 1 i s  then subtracted from t h e  w r i t e  
WRITE i n i t i a t e s  t h e  w r i t e  
I n  t h i s  t e s t  procedure, t he  e r r o r s  a re  recorded as shown i n  F i g u r e  
A-6. P a r t  A shows the e r r o r  t a b l e  a f t e r  system i n i t i a t i o n  and p r i o r  t o  t h e  
w r i t e / r e a d  operat ion.  P a r t  B i s  a d i s p l a y  o f  t h e  m a t r i x  a f t e r  t h e  read/ 
A-8 
A-10 
I C T R l  = CTR1-1 
b* 
FILL READ BUFFER 
( RBUF) w ITH DATA 
COMPARE RD WRT BUFS 1 
D I SPLAY MATR I X: 
DISPLAY 
"REPEAT OF / 
T E S T l  LOOP" 
1 
FIGURE A-5b. T E S T l  (CONT) 
b 
ENTER 
/ DISPLAY I / \ 
E X I T  3 Y 
READ LOOP COUNTER ( C T R Z )  
W R I T E  LOOP COUNTER ( C T R 4 )  
T E S T l  LOOP COUNTER ( C T R 8 )  
READ/WRITE FLAG ( C T R 1 )  
I C T R 4  = C T R 4 - 1  I 
F I L L  WRITE BUFFER 
B U F )  WITH DATA PATTERN 
I 
F I G U R E  A-5b. T E S T l  A- 9 
Q 
DISPLAY 
"END OF TEST1" 
DISPLAY 
"TOTAL BYTES I N  ERROR" 
DISPLAY CTRg 1 
I 
DISPLAY 
"TOTAL CHIP ERROR" 
/ DISPLAY COUNTERS / 16,17,18,19,20,21,22,23 
I 
DISPLAY 





FIGURE A-5b. TEST1 (CONT) 
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I I  II It  II g II II II II II II II II 
w r i t e  b u f f e r s  have been compared and d isp lays  t h e  number o f  e r r o r s  detected 
accord ing t o  b i t  p o s i t i o n .  
keep a running t o t a l  of e r r o r s  encountered by ch ip  and b i t  p o s i t i o n  
r e s p e c t i  ve ly  d u r i n g  TESTA.CMD. 
1 )  READ ERROR RATE = number o f  READ B I T  ERRORS/number o f  READ BITS, 
2 )  WRITE ERROR RATE = number o f  WRITE B I T  ERRORS/number o f  WRITE BITS, and 
3 )  R/W ERROR RATE = number o f  R/W B I T  ERRORS/total number o f  R/W BITS.  
Par ts  C and D are d isp lays  o f  counters t h a t  
Three e r r o r  c a l c u l a t i o n s  are d i  splayed: 
A-13 
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A p p l i c a t i o n  input /output  i n t e r f a c e  
Bubble c o n t r o l l e r  i n t e r f a c e  board 
Bubble device c o n t r o l l e r  
Bubble memory module 
Bubble memory module t e s t  program 
Board s e l e c t  s i g n a l  l i n e  
D i r e c t  data t r a n s f e r  
D i r e c t  memory access 
Data request l i n e  
Data t r a n s f e r  acknowledge 
E r r o r  c o r r e c t i o n  coding 
E l e c t r i c a l  l y  erasable programmaule read on 
I s o l a t i o n  b u f f e r  board 
Memory module i n t e r r u p t  l i n e  
Memory board 
Power supply module 
Power s t robe l i n e  
System c o n t r o l l e r  
System c o n t r o l l e r  module 
St robable power supply board 
Storage u n i t  
Random access memory 
Read c o n t r o l  l i n e  







Transi  s t o r - t r a n s i  s t o r  l o g i  c 
Uni  versa1 asynchronous r e c e i  ver / t ransmi  t t e r  
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